## Diagonal 6.0mm (Type 1/3) Progressive Scan CCD Image Sensor for B/W Cameras

## ICX445ALA

For the latest data sheet, please visit www.sunnywale.com

## Description

The ICX445ALA is a diagonal 6.0 mm (Type 1/3) interline CCD solid-state image sensor with a square pixel array and 1.25 M effective pixels.
Progressive scan enables all pixel signals to be output separately and sequentially within $1 / 22.5$ second.
The sensitivity and smear are improved drastically through the adoption of EXview HAD CCD technology.

## Features

- Supports following readout modes

All-pixel scan mode ( 15 frame/s, 12.5 frame/s, 22.5 frame/s: Max.)
Center cut-out mode ( 30 frame/s, 25 frame/s)

- Horizontal drive frequency: $36.0 \mathrm{MHz}, 29.0 \mathrm{MHz}$
- High resolution, high sensitivity, low dark current, low smear
- Excellent anti-blooming characteristics
- No voltage adjustments (Reset gate and substrate bias need no adjustment.)
- 24-pin high precision plastic package (Dual-surface reference available)


## Package

24-pin DIP (Plastic)


## EXview HAD CCD

* EXview HAD CCD is a trademark of Sony Corporation. The EXview HAD CCD is a CCD that drastically improves light efficiency by including near infrared light region as a basic structure of HAD (Hole-Accumulation Diode) sensor.
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.


## Device Structure

- Interline CCD image sensor
- Image size

Diagonal 6.0mm (Type 1/3)

- Total number of pixels
$1348(\mathrm{H}) \times 976(\mathrm{~V})$ approx. 1.32M pixels
- Number of effective pixels
$1296(\mathrm{H}) \times 966(\mathrm{~V})$ approx. 1.25M pixels
- Number of active pixels
$1280(\mathrm{H}) \times 960(\mathrm{~V})$ approx. 1.23M pixels
- Chip size
$6.26 \mathrm{~mm}(\mathrm{H}) \times 5.01 \mathrm{~mm}(\mathrm{~V})$
- Unit cell size
$3.75 \mu \mathrm{~m}(\mathrm{H}) \times 3.75 \mu \mathrm{~m}(\mathrm{~V})$
- Optical black

Horizontal (H) direction: front 12 pixels, rear 40 pixels
Vertical (V) direction: front 8 pixels, rear 2 pixels

- Number of dummy bits

Horizontal (H) direction: front 4 pixels
Vertical (V) direction: front 2 pixels

- Substrate material

Silicon

## Optical Black Position

(Top View)


## USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the CCD image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

## Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury- threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your Sony sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.


## Design for Safety

- Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.


## Export Control

- If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.


## No License Implied

- The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.


## Governing Law

- This Notice shall be governed by and construed in accordance with the laws of Japan, without reference to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the court of first instance.


## Other Applicable Terms and Conditions

- The terms and conditions in the Sony additional specifications, which will be made available to you when you order the Products, shall also be applicable to your use of the Products as well as to this specifications book. You should review those terms and conditions when you consider purchasing and/or using the Products.


## Block Diagram and Pin Configuration



## Pin Description

| Pin No. | Symbol | Description | Pin No. | Symbol | Description |
| :---: | :--- | :--- | :---: | :--- | :--- |
| 1 | V $\phi 2 \mathrm{~B}$ | Vertical register transfer clock | 13 | Vout | Signal output |
| 2 | V $\phi 2 \mathrm{~A}$ | Vertical register transfer clock | 14 | GND | GND |
| 3 | V $\phi 3 \mathrm{~B}$ | Vertical register transfer clock | 15 | GND | GND |
| 4 | V $\phi 3 \mathrm{~A}$ | Vertical register transfer clock | 16 | $\phi R G$ | Reset gate clock |
| 5 | V $\phi 1 \mathrm{~B}$ | Vertical register transfer clock | 17 | LH $\phi 1$ | Horizontal register final stage transfer clock |
| 6 | V $\phi 1 \mathrm{~A}$ | Vertical register transfer clock | 18 | H $\phi 2 \mathrm{~A}$ | Horizontal register transfer clock |
| 7 | V $\phi 4 \mathrm{~B}$ | Vertical register transfer clock | 19 | H $\phi 1 \mathrm{~A}$ | Horizontal register transfer clock |
| 8 | V $\phi 4 \mathrm{~A}$ | Vertical register transfer clock | 20 | H $\phi 1 \mathrm{~B}$ | Horizontal register transfer clock |
| 9 | V $\phi$ ST | Horizontal addition control clock | 21 | H $\phi 2 B$ | Horizontal register transfer clock |
| 10 | V $\phi$ HLD | Horizontal addition control clock | 22 | $\phi S U B$ | Substrate clock |
| 11 | VL | Protective transistor bias | 23 | NC |  |
| 12 | NC |  | 24 | VDD | Supply voltage |

## Absolute Maximum Ratings

| Item |  | Ratings | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| Against $\phi$ SUB | Vdd，Vout，$\phi$ RG－$\phi$ SUB | －39 to＋12 | V |  |
|  |  | -46 to＋17 | V |  |
|  |  | -46 to +0.3 | V |  |
|  |  | -39 to＋0．3 | V |  |
| Against GND | Vdd，Vout，¢RG－GND | －0．3 to＋20 | V |  |
|  | V $\phi 1 \mathrm{~A}, \mathrm{~V} \phi 1 \mathrm{~B}, \mathrm{~V} \phi 2 \mathrm{~A}, \mathrm{~V} \phi 2 \mathrm{~b}, \mathrm{~V} \phi 3 \mathrm{~A}, \mathrm{~V} \phi 3 \mathrm{~B}, \mathrm{~V} \phi 4 \mathrm{~A}, \mathrm{~V} \phi 4 \mathrm{~B}, \mathrm{~V} \phi \mathrm{~s}$ ， VфнLD－GND | －9．0 to＋17 | V |  |
|  | H\＄1A，H中18，H中2A，H中2B，LH中1－GND | -9.0 to +4.2 | V |  |
| Against VL |  | －0．3 to＋25 | V |  |
|  | V $\phi 1 \mathrm{~A}, ~ \mathrm{~V} \phi 1 \mathrm{~B}, \mathrm{~V} \phi 4 \mathrm{~A}, \mathrm{~V} \phi 4 \mathrm{~B}, \mathrm{~V} \phi \mathrm{st}, \mathrm{V} \phi \mathrm{L} \mathrm{d}, \mathrm{H} \phi 1 \mathrm{~A}, \mathrm{H} \phi 1 \mathrm{~B}$ ， H中2A，H中2B，LH\＄1，GND－VL | －0．3 to＋13 | V |  |
| Between input clock pins | Potential difference between vertical clock input pins | to +13 | V | ${ }^{*}$ |
|  |  | -5 to +5 | V |  |
|  |  | -13 to +13 | V |  |
| Storage temperature |  | -30 to＋80 | ${ }^{\circ} \mathrm{C}$ |  |
| Operating temperature |  | -10 to +60 | ${ }^{\circ} \mathrm{C}$ |  |

${ }^{* 1}$ Guaranteed up to 25 V when the clock width $<10 \mu$ s and the clock duty factor $<0.1 \%$ ．

## Bias Conditions

| Item | Symbol | Min． | Typ． | Max． | Unit | Remarks |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Supply voltage | VDD | 14.55 | 15.0 | 15.45 | V |  |
| Protective transistor bias | VL | ${ }^{*} 1$ |  |  | V |  |
| Substrate clock | $\phi$ SUB | ${ }^{* 2}$ |  |  |  |  |
| Reset gate clock | $\phi R G$ | ${ }^{*} 2$ |  |  |  |  |

＊1 For the VL setting，use the VVL voltage of the vertical clock waveform or the same voltage as the VL power supply of the $V$ driver．
＊2 Do not apply a DC bias to the substrate clock and reset gate clock pins，because a DC bias is generated internally．

## DC Characteristics

| Item | Symbol | Min． | Typ． | Max． | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Supply current | IDD |  | 10.0 |  | mA |  |

## Clock Voltage Conditions

| Item | Symbol | Min. | Typ. | Max. | Unit | Waveform diagram | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Readout clock voltage | Vvt | 14.55 | 15.0 | 15.45 | V | 1 |  |
| Vertical transfer clock voltage | VvH2, VVH3 | -0.05 | 0 | 0.05 | V | 2 | $\mathrm{VVH}=(\mathrm{VVH2} 2+\mathrm{VVH3}) / 2$ |
|  | Vvi1, VvH4, VVHSTR, VVHHLD | -0.2 | 0 | 0.05 | V | 2 |  |
|  | VVL1, VVL2, VVL3, VVL4, VvLstr, VvLhld | -8.8 | -8.5 | -8.2 | V | 2 | VVL $=(\mathrm{VVL1}+\mathrm{VVL4}) / 2$ |
|  | V¢v | 8.0 | 8.5 | 8.85 | V | 2 | $\begin{aligned} & \text { VфV = VVHn }- \text { VvLn } \\ & (\mathrm{n}=1 \text { to } 4) \end{aligned}$ |
|  | VVH1 - VVH | -0.25 |  | 0.1 | V | 2 |  |
|  | VVH4-VVH | -0.25 |  | 0.1 | V | 2 |  |
|  | VVHH |  |  | 0.5 | V | 2 | High-level coupling |
|  | VVHL |  |  | 0.5 | V | 2 | High-level coupling |
|  | VvLH |  |  | 0.5 | V | 2 | Low-level coupling |
|  | VVLL |  |  | 0.5 | V | 2 | Low-level coupling |
| Horizontal transfer clock voltage | VpH | 3.4 | 3.6 | 3.8 | V | 3 |  |
|  | VHL | -0.05 | 0 | 0.05 | V | 3 |  |
|  | VCR | Vфн/2 |  |  | V | 3 | Cross-point voltage |
| Reset gate clock voltage | V\$RG | 3.4 | 3.6 | 3.8 | V | 4 |  |
|  | Vrglh - Vrgll |  |  | 0.4 | V | 4 | Low-level coupling |
|  | VRGL - VrgLm |  |  | 0.5 | V | 4 | Low-level coupling |
| Substrate clock voltage | Vфsub | 22.5 | 23.5 | 24.5 | V | 5 |  |

## SONY

## Clock Equivalent Circuit Constants

| Item | Symbol | Min. | Typ. | Max. | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Capacitance between vertical transfer clock and GND | CфV1A, C¢V1B |  | 1200 |  | pF |  |
|  | Cфv2A, Cфv2B |  | 2700 |  | pF |  |
|  | CфV3A, Cфv3в |  | 680 |  | pF |  |
|  | Cфv4a, Cфv4b |  | 1800 |  | pF |  |
|  |  |  | 1 |  | pF |  |
| Capacitance between vertical transfer clocks | C $\phi$ V1AV2A, C申v18v2b |  | 220 |  | pF |  |
|  | CфV1AV4B, CфV1BV4A |  | 47 |  | pF |  |
|  | CфV2AV3A, C申V2bv3B |  | 220 |  | pF |  |
|  | CфV3AV4A, C $\quad$ VV3bv4B |  | 390 |  | pF |  |
|  | CфV3BVst, C $\phi$ V4BVhld |  | 47 |  | pF |  |
|  | CфV4BVst, C $\phi$ VstVhld |  | 47 |  | pF |  |
| Capacitance between horizontal transfer clock and GND | Сфн1 |  | 32 |  | pF |  |
|  | Сфн2 |  | 30 |  | pF |  |
| Capacitance between horizontal transfer clocks | Сфнн |  | 56 |  | pF |  |
| Capacitance between reset gate clock and GND | C ¢RG $^{\text {d }}$ |  | 1 |  | pF |  |
| Capacitance between substrate clock and GND | Cфsub |  | 330 |  | pF |  |
| Capacitance between horizontal final stage transfer clock and GND | CфLH1 |  | 1 |  | pF |  |
| Vertical transfer clock series resistance | Rфv1A, R $\phi$ V1B, R $\phi \vee 4 \mathrm{~A}, \mathrm{R} \phi \mathrm{V} 4 \mathrm{~B}$, R $\phi$ vst, $R$ QVhld |  | 39 |  | $\Omega$ |  |
|  | R $\phi$ V2A, R $\quad$ V2B, R $\phi$ V3A, R $\quad$ VV3B |  | 82 |  | $\Omega$ |  |
| Vertical transfer clock ground resistance | RGND |  | 15 |  | $\Omega$ |  |
| Horizontal transfer clock series resistance | RфH1A, RфH1B |  | 18 |  | $\Omega$ |  |
|  | Rфн2A, Rфн2B |  | 16 |  | $\Omega$ |  |
| Substrate clock series resistance | R $\phi$ SUB |  | 300 |  | k $\Omega$ |  |



Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit

## Drive Clock Waveform Conditions

## 1. Readout clock waveform



## 2. Vertical transfer clock waveform

V $1 \mathrm{~A}, \mathrm{~V}$ 1B, $\mathrm{V} \phi \mathrm{ST}$

[^0]
## 3. Horizontal transfer clock waveform



VCR is the cross-point voltage of the horizontal transfer clocks $\mathrm{H} \phi 1 \mathrm{~A}, \mathrm{H} \phi 1 \mathrm{~B}, \mathrm{LH} \phi 1$ and $\mathrm{H} \phi 2 \mathrm{~A}, \mathrm{H} \phi 2 \mathrm{~B}$ waveforms that is on the $\mathrm{H} \phi 1 \mathrm{~A}, \mathrm{H} \phi 1 \mathrm{~B}, \mathrm{LH} \phi 1$ rise side.
"two" is the overlapped period with twh and twl of the horizontal transfer clocks $\mathrm{H} \phi 1 \mathrm{~A}, \mathrm{H} \phi 1 \mathrm{~B}, \mathrm{LH} \phi 1$ and $\mathrm{H} \phi 2 \mathrm{~A}, \mathrm{H} \phi 2 \mathrm{~B}$.

## 4. Reset gate clock waveform



Vrgle is the maximum value and Vrgll is the minimum value of the coupling waveform during the period from Point $A$ in the above diagram until the rising edge of RG.
In addition, Vrgl is the average value of Vrglh and Vrgll.
$V_{R G L}=\left(V_{R G L H}+V_{\text {RGLL }}\right) / 2$
Assuming VRGH is the minimum value during the interval twh, then;
$V_{\phi R G}=V_{R G H}-V_{R G L}$
VRGLm is the negative overshoot level during the falling edge of RG.

## 5. Substrate clock waveform



## Clock Switching Characteristics

(Horizontal drive frequency: 36.0 MHz )

| Item | Symbol | twh |  |  | twl |  |  | tr |  |  | tf |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. |  |  |
| Readout clock | VT | 1.52 | 1.72 |  |  |  |  |  | 0.5 |  |  | 0.5 |  | $\mu \mathrm{S}$ | During readout |
| Vertical transfer clock | V 1 1A, V \$1B, <br> V $\mathrm{\phi} 2 \mathrm{~A}, \mathrm{~V}$ 中2b, <br> V $\$ 3 \mathrm{~A}, \mathrm{~V}$ ф3B, <br> V $44 \mathrm{~A}, \mathrm{~V}$ \$4B, <br> V $\phi$ st, V $\phi$ HLD |  |  |  |  |  |  |  |  |  | 15 |  | 250 | ns | When using CXD3400N |
| Horizontal transfer clock | LH $\phi 1$, H $\phi 1 \mathrm{~A}$, H中1B | 8 | 9 |  | 8 | 9 |  |  | 5 | 6 |  | 5 | 6 | ns | When driving at 3.6 V during imaging, $\mathrm{tf} \geq \mathrm{tr}-2 \mathrm{~ns}$ |
|  | Нф2A, Нф2B | 8 | 9 |  | 8 | 9 |  |  | 5 | 6 |  | 5 | 6 |  |  |
| Reset gate clock | $\phi$ RG | 4 | 5.5 |  |  | 17.2 |  |  | 2 |  |  | 3 |  | ns |  |
| Substrate clock | $\phi$ SUB | 0.9 | 1.8 |  |  |  |  |  |  | 0.25 |  |  | 0.25 | $\mu \mathrm{S}$ | When draining charge |


| Item | Symbol | two |  | Unit | Remarks |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |$|$

## Spectral Sensitivity Characteristics

(excludes lens characteristics and light source characteristics)


## Image Sensor Characteristics (Center cut-out drive, 30 frame/s)

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Min. | Typ. | Max. | Unit | Measurement <br> method | Remarks |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Sensitivity 1 | S 1 | 300 | 380 |  | mV | 1 | $1 / 30 \mathrm{~s}$ accumulation |
| Sensitivity 2 | S 2 | 1000 | 1500 |  | mV | 2 | $1 / 30 \mathrm{~s}$ accumulation |
| Saturation signal | Vsat | 350 |  |  | mV | 3 | $\mathrm{Ta}=60^{\circ} \mathrm{C}$ |
| Smear | Sm |  | -104 | -96 | dB | 4 |  |
| Video signal shading | SH |  |  | 20 | $\%$ | 5 | Zone 0 and I |
|  |  |  |  | 25 | $\%$ | 5 | Zone 0 to II’ |
| Dark signal | Vdt |  |  | 2 | mV | 6 | $\mathrm{Ta}=60^{\circ} \mathrm{C}, 1 / 30 \mathrm{~s}$ accumulation |
| Dark signal shading | $\Delta \mathrm{Vdt}$ |  |  | 1 | mV | 7 | $\mathrm{Ta}=60^{\circ} \mathrm{C}, 1 / 30 \mathrm{~s}$ accumulation*1 |
| Lag | Lag |  |  | 0.5 | $\%$ | 8 |  |

*1 Excludes vertical dark signal shading caused by the vertical register high-speed transfer.

## Zone Definition of Video Signal Shading



## Measurement System



Note) Adjust the amplifier gain so that the gain between [ * A] and [ * B] equals 1.

## Image Sensor Characteristics Measurement Method

## Measurement conditions

1. In the following measurements, the device drive conditions are at the typical values of the bias and clock voltage conditions.
2. In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, and the value measured at point [*B] of the measurement system is used.

## Definition of Standard Imaging Conditions

- Standard imaging condition I:

Use a pattern box (luminance: $706 \mathrm{~cd} / \mathrm{m}^{2}$, color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S
( $t=1.0 \mathrm{~mm}$ ) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

- Standard imaging condition II:

This indicates the standard imaging condition I with the IR cut filter removed.

- Standard imaging condition III:

Image a light source (color temperature of 3200 K ) with a uniformity of brightness within $2 \%$ at all angles. Use a testing standard lens with CM500S $(t=1.0 \mathrm{~mm})$ as an $I R$ cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

1. Sensitivity 1

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of $1 / 100 \mathrm{~s}$, measure the signal output ( Vs 1 ) at the center of the screen, and substitute the value into the following formula.
$\mathrm{S} 1=\mathrm{Vs} 1 \times(100 / 30)[\mathrm{mV}]$
2. Sensitivity 2

Set the measurement condition to the standard imaging condition II. After setting the electronic shutter mode with a shutter speed of $1 / 500$ s, measure the signal output ( V s2) at the center of the screen, and substitute the value into the following formula.
$\mathrm{S} 2=\mathrm{Vs} 2 \times(500 / 30)[\mathrm{mV}]$
3. Saturation signal

Set the measurement condition to the standard imaging condition III. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal output, 150 mV , measure the minimum value of the signal output.
4. Smear

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity to 500 times the intensity with the average value of the signal output, 150 mV . When the readout clock is stopped and the charge drain is executed by the electronic shutter at the respective H blankings, measure the maximum value (VSm) of the signal output, and substitute the value into the following formula.
$S m=20 \times \log ((\mathrm{VSm} / 150) \times(1 / 500) \times(1 / 10))[\mathrm{dB}](1 / 10 \mathrm{~V}$ method conversion value $)$
5. Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F5.6 to F8, adjust the luminous intensity so that the average value of the signal output is 150 mV . Then measure the maximum value (Vmax) and the minimum value (Vmin) of the signal output, and substitute the values into the following formula.
$\mathrm{SH}=(\mathrm{Vmax}-\mathrm{Vmin}) / 150 \times 100$ [\%]
6. Dark signal

Measure the average value (Vdt) of the signal output with the device ambient temperature of $60^{\circ} \mathrm{C}$ and the device in the light-obstructed state, using the horizontal idle transfer level as the reference.
7. Dark signal shading

After the measurement item 6, measure the maximum value ( Vdmax ) and the minimum value ( Vdmin ) of the dark signal output, and substitute the values into the following formula.
$\Delta \mathrm{Vdt}=\mathrm{Vdmax}-\mathrm{Vdmin}[\mathrm{mV}]$
8. Lag

Adjust the signal output value generated by the strobe light to 150 mV . After setting the strobe light so that it strobes with the following timing, measure the residual signal level (Vlag), and substitute the value into the following formula.

Lag $=($ Vlag $/ 150) \times 100[\%]$


## Drive Circuit



## Drive Timing Chart

All-pixel Scan Mode (15 frame/s) Vertical Direction


All-pixel Scan Mode (12.5 frame/s) Vertical Direction


## All-pixel Scan Mode (22.5 frame/s) Vertical Direction



Center Cut-out Mode (30 frame/s) Vertical Direction


Center Cut-out Mode (25 frame/s) Vertical Direction


All-pixel Scan Mode (15 frame/s, 12.5 frame/s)

## Horizontal Direction High-speed Sweep Block


Synchronize the rising edge of SUB with the first falling edge of VSTR (a) counting from the falling edge of TGHD,
and synchronize the falling edge of SUB with the first rising edge of VHLD (b) counting from (a).
The numbers at the output pulse transition points indicate the count at the rising edge of the clock from the falling edge of TGHD.
The numbers on the upper level are for 36.0 MHz , and the numbers in parentheses on the lower level are for 29.0 MHz .

Center Cut-out Mode ( 30 frame/s, 25 frame/s)
Horizontal Direction High-speed Sweep Block


* Synchronize the rising edge of SUB with the first falling edge of VSTR (a) counting from the falling edge of TGHD,
and synchronize the falling edge of SUB with the first rising edge of VHLD (b) counting from (a).
* The numbers at the output pulse transition points indicate the count at the rising edge of the clock from the falling edge of TGHD.
The numbers on the upper level are for 36.0 MHz , and the numbers in parentheses on the lower level are for 29.0 MHz .

All-pixel Scan Mode ( 15 frame/s, 12.5 frame/s, 22.5 frame/s)/Center Cut-out Mode ( 30 frame/s, 25 frame/s) Horizontal Direction Normal Transfer Block [B]
1650 (0) All-pixel scan mode ( 15 frame/s)


All-pixel Scan Mode (15 frame/s, 12.5 frame/s, 22.5 frame/s)/Center Cut-out Mode ( 30 frame/s, 25 frame/s) Horizontal Direction Readout Block [C]


[^1]Center Cut-out Mode ( 30 frame/s, 25 frame/s)
Horizontal Direction Frame Shift Block



* SUB pulse generation is prohibited during the frame shift period.
* The numbers at the output pulse transition points indicate the count at the rising edge of the clock from the falling edge of TGHD
The numbers on the upper level are for 36.0 MHz , and the numbers in parentheses on the lower level are for 29.0 MHz .


## Notes On Handling

1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.
(1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
(2) Use a wrist strap when handling directly.
(3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
(4) Ionized air is recommended for discharge when handling image sensors.
(5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.
2. Soldering
(1) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed $80^{\circ} \mathrm{C}$.
(2) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a 30W soldering iron with a ground wire and solder each pin in 2 seconds or less. For repairs and remount, cool sufficiently.
(3) To dismount an image sensor, do not use solder suction equipment. When using an electric desoldering tool, use a thermal controller of the zero-cross On/Off type and connect it to ground.
3. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.
(1) Perform all lens assembly and other work in a clean room (class 1000 or less).
(2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
(3) Clean with a cotton bud and ethyl alcohol if grease stained. Be careful not to scratch the glass.
(4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
(5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.
4. Installing (attaching)
(1) Remain within the following limits when applying a static load to the package. Do not apply any load more than 0.7 mm inside the outer perimeter of the glass portion, and do not apply any load or impact to limited portions. (This may cause cracks in the package.)


Compressive strength


Torsional torque
(2) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
(3) The adhesive may cause the marking on the rear surface to disappear, especially in case the regulated voltage value is indicated on the rear surface. Therefore, the adhesive should not be applied to this area, and indicated values should be transferred to the other locations as a precaution.
(4) The notch of the package is used for directional index, and that can not be used for reference of fixing. In addition, the cover glass and seal resin may overlap with the notch of the package.
(5) If the lead bend repeatedly and the metal, etc., clash or rub against the package, dust may be generated by the fragments of resin.
(6) Acrylate anaerobic adhesives are generally used to attach image sensors. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the image sensor in place until the adhesive completely hardens. (reference)
5. Others
(1) Do not expose to strong light (sun rays) for long periods, as color filters will be discolored. When high luminance objects are imaged with the exposure level controlled by the electronic iris, the luminance of the image-plane may become excessive and discoloration of the color filters may be accelerated. In such a case, arrangements such as using an automatic iris with the imaging lens or automatically closing the shutter during power-off are advisable. For continuous use under harsh conditions exceeding the normal conditions of use, consult your Sony representative.
(2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
(3) Brown stains may be seen on the bottom or side of the package. But this does not affect the characteristics.
(4) This image sensor has sensitivity in the near infrared area. Its focus may not match in the same condition under visible light/near infrared light because of aberration. Incident light component of long wavelength which transmits the silicon substrate may have bad influence upon image.

## Package Outline

(Unit: mm)


24pin DIP (UNIT : mm)


2. The two points "B" of the package are the horizontal reference. The point " $B$ '" of the package is the vertical reference.


PACKAGE STRUCTURE

| PACKAGE MATERIAL | Plastic |
| :--- | :--- |
| LEAD TREATMENT | GOLD PLATING |
| LEAD MATERIAL | 42 ALLOY |
| PACKAGE MASS | 1.20 g |
| DRAWING NUMBER | AS-A16(E) |


[^0]:    $\mathrm{VVH}=\left(\mathrm{VVH2}+\mathrm{VVH}_{3}\right) / 2$
    $V V L=(V V L 1+V V L 4) / 2$
    $V \phi V=V V H n-V V L n(n=1$ to 4$)$

[^1]:    

