SONY

Diagonal 13.4 mm (Type 1/1.2) CMOS solid-state Image Sensor with Square Pixel for B/W Cameras

Preliminary

IMX174LLJ-C

The datasheet from www.sunnywale.com

Description

The IMX174LLJ-C is a diagonal 13.4 mm (Type 1/1.2) CMOS active pixel type solid-state image sensor with a square pixel array and 2.35 M effective pixels. This chip features a global shutter with variable charge-integration time. This chip operates with analog 3.3 V, digital 1.2 V, and interface 1.8 V triple power supply, and has low power consumption. High sensitivity, low dark current and low PLS characteristics are achieved.

(Applications: FA cameras, ITS cameras)

Features

- ◆ CMOS active pixel type dots
- ◆ Built-in timing adjustment circuit, H/V driver and serial communication circuit
- Global shutter function
- ◆ Input frequency 37.125 MHz / 74.25 MHz
- ◆ Number of recommended recording pixels: 1920 (H) × 1200 (V) approx. 2.30 M pixels

Readout mode

WUXGA All-pixel scan mode

UXGA readout mode

1080p-Full HD readout mode

ROI mode

Vertical / Horizontal - Normal / Inverted readout mode

◆ Readout rate

Maximum frame rate in WUXGA All-pixel scan mode: 10 bit 164.5 frame/s, 12 bit 128.2 frame/s

- ◆ Variable-speed shutter function (resolution 1 H units)
- ◆ 10-bit / 12-bit A/D converter
- ◆ CDS / PGA function

0 dB to 24 dB: Analog Gain (0.1 dB step)

24.1 dB to 48 dB: Analog Gain: 24 dB + Digital Gain: 0.1 dB to 24 dB (0.1 dB step)

♦ I/O interface

Low voltage LVDS (150 mVp-p) serial (2 ch / 4 ch / 8 ch switching) DDR output

- ◆ Recommended lens F number: 2.8 or more (Close side)
- ◆ Recommended exit pupil distance: -100 mm to -∞

Exmor

* "Exmor" is a trademark of Sony Corporation. The "Exmor" is a version of Sony's high performance CMOS image sensor with high-speed processing, low noise and low power dissipation by using column-parallel A/D conversion.

Sony reserves the right to change products and specifications without prior notice.

This information does not convey any license by any implication or otherwise under any patents or other right.

Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Device Structure

◆ CMOS image sensor

◆ Image size

Diagonal 13.4 mm (Type 1/1.2) Approx. 2.35 M pixels WUXGA
Diagonal 11.9 mm (Type 1/1.35) Approx. 1.97 M pixels UXGA
Diagonal 13.0 mm (Type 1/1.23) Approx. 2.12 M pixels 1080p-Full HD

◆ Total number of pixels

1936 (H) × 1226 (V) Approx. 2.37 M pixels

◆ Number of effective pixels

1936 (H) × 1216 (V) Approx. 2.35 M pixels

◆ Number of active pixels

1936 (H) × 1216 (V) Approx. 2.35 M pixels

◆ Number of recommended recording pixels

1920 (H) × 1200 (V) Approx. 2.30 M pixels WUXGA 1600 (H) × 1200 (V) Approx. 1.92 M pixels UXGA 1920 (H) × 1080 (V) Approx. 2.07 M pixels 1080p-Full HD

♦ Unit cell size

5.86 µm (H) × 5.86 µm (V)

◆ Optical black

Horizontal (H) direction: Front 0 pixels, rear 0 pixels Vertical (V) direction: Front 10 pixels, rear 0 pixels

◆ Substrate material

Silicon

Absolute Maximum Ratings

Item	Symbol	Rating			Unit	Remarks
Supply voltage (Analog 3.3 V)	AV_{DD}	-0.3	to	+4.0	٧	
Supply voltage (Interface 1.8 V)	OV_{DD}	-0.3	to	+3.3	V	
Supply voltage (Digital 1.2 V)	DV _{DD}	-0.3	to	+2.0	V	
Input voltage	VI	-0.3	to	OV _{DD} +0.3	V	Not exceed 3.3 V
Output voltage	VO	-0.3	to	OV _{DD} +0.3	V	Not exceed 3.3 V
Operating temperature	Topr	TBD	to	TBD	°C	
Storage temperature	Tstg	-40	to	+85	°C	
Performance guarantee temperature	Tspec	-10	to	+60	°C	

Recommended Operating Conditions

Item	Symbol	Min.	Тур.	Max.	Unit
Supply voltage (Analog 3.3 V)	AV_{DD}	3.15	3.30	3.45	V
Supply voltage (Interface 1.8 V)	OV_{DD}	1.70	1.80	1.90	V
Supply voltage (Digital 1.2 V)	DV _{DD}	1.10	1.20	1.30	V

USE RESTRICTION NOTICE

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

Use Restrictions

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time.
- You should not use the Products for critical applications which may pose a life- or injury-threatening risk or are highly likely to cause significant property damage in the event of failure of the Products. You should consult your sales representative beforehand when you consider using the Products for such critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

Design for Safety

Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

Export Control

 If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations.
 You should be responsible for compliance with the said laws or regulations.

No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

Other Applicable Terms and Conditions

The terms and conditions in the Sony additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.


CONTENTS

Description	1
Features	1
Device Structure	2
Absolute Maximum Ratings	3
Recommended Operating Conditions	3
USE RESTRICTION NOTICE	4
Chip Center and Optical Center	7
Pixel Arrangement	8
Block Diagram and Pin Configuration	
Pin Description	
Electrical Characteristics	13
DC Characteristics	13
Power Consumption	13
AC Characteristics	14
Master Clock (INCK) Waveform Diagram	14
XVS / XHS Input Characteristics in Slave Mode (XMASTER = High)	
XTRIG Input Characteristics in Slave Mode (XMASTER = High) only	15
Serial Communication	
DLCKP / DLCKM, DLOPx / DLOMx	
I/O Equivalent Circuit Diagram	
Spectral Sensitivity Characteristics	
Image Sensor Characteristics	
Zone Definition of Video Signal Shading	
Image Sensor Characteristics Measurement Method	
Measurement Conditions	
Definition of srandard imaging conditions	
Measurement Method	
Setting Registers Using Serial Communication	
Description of Setting Registers (4-wire)	
Register Communication Timing	
Register Write and Read	
Register Map	
Chip ID = 02 (Write: Chip ID = 02h, Read: Chip ID = 82h)	
Chip ID = 03 (Write: Chip ID = 03h, Read: Chip ID = 83h)	
Chip ID = 04 (Write: Chip ID = 04h, Read: Chip ID = 84h)	
Chip ID = 05 (Write: Chip ID = 05h, Read: Chip ID = 85h)	
Chip ID = 06 (Write: Chip ID = 06h, Read: Chip ID = 86h)	
Chip ID = 07 (Write: Chip ID = 07h, Read: Chip ID = 87h)	
Chip ID = 08 (Write: Chip ID = 08h, Read: Chip ID = 88h)	
Chip ID = 09 (Write: Chip ID = 09h, Read: Chip ID = 89h)	
Readout Drive Modes	
Sync code	37
List of Sync Code	
Sync Code Output Timing	
Image Data Output Format	
WUXGA mode (All-pixel scan)	
UXGA mode	
1080p-Full HD mode	
ROI mode	
Description of Various Function	
Standby mode	
Slave Mode and Master Mode	
Gain Adjustment Function	
Black Level Adjustment Function	
Horizontal / Vertical Normal Operation and Inverted Operation	
Shutter and Integration Time Settings	
Global Shutter (Normal Mode) Operation	
Global Shutter (Tigger Mode) Operation	


SONY

Mode Transitions of Global Shutter Operation	58
Pulse Output Function	
Signal Output	6 [^]
Output Pin Settings	6 ²
Output Pin Bit Width Selection	63
Output Signal Range	63
Register Hold Setting	64
Mode Transition	65
Power-on and Power-off Sequence	66
Power-on sequence	66
Power-off Sequence	67
Sensor Setting Flow	68
Setting Flow in Sensor Slave Mode	68
Sensor Flow in Sensor Master Mode	69
Peripheral Circuit	70
Power Pins	70
I/O signal pins	7 <i>′</i>
Spot Pixel Specifications	72
Sport Pixel Zone Definition	72
Notice on White Pixels Specifications	73
Measurement Method for Spot Pixels	74
Spot Pixel Pattern Specification	75
Marking	
Notes On Handling	
Package Outline (TENTATIVE)	79

Chip Center and Optical Center




Pixel Arrangement




Pixel Arrangement

Block Diagram and Pin Configuration

(Top View)



Block Diagram



Pin Configuration

Pin Description

No.	Pin No.	I/O	Analog / Digital	Symbol	Description
1	A1	ı	1	N.C	_
2	A3	0	Α	VCAP	Reference pin (Connect to a 0.22 µF to GND)
3	A4	Power	Α	V _{DD} H1	3.3 V power supply
4	A5	Power	A	V _{DD} H2	3.3 V power supply
5	A6	Power	A	V _{DD} H3	3.3 V power supply
6 7	A7	Power	A A	V _{DD} H4 V _{DD} H5	3.3 V power supply
8	A8 A9	Power Power	A	V _{DD} H5 V _{DD} H6	3.3 V power supply 3.3 V power supply
9	A9 A11	Fower	A	N.C.	3.3 v power suppry
10	B3	Power	A	V _{DD} H7	3.3 V power supply
11	B4	Power	A	V _{DD} H8	3.3 V power supply
12	B5	Power	A	V _{DD} H9	3.3 V power supply
13	В6	GND	Α	V _{SS} H1	3.3 V GND
14	B7	GND	Α	V _{SS} H2	3.3 V GND
15	B8	GND	Α	V _{SS} H3	3.3 V GND
16	B9	GND	Α	V _{SS} H4	3.3 V GND
17	C1	Power	Α	V _{DD} H10	3.3 V power supply
18	C2	Power	Α	V _{DD} H11	3.3 V power supply
19	C3	GND	Α	V _{SS} H5	3.3 V GND
20	C4			N.C	_
21	C5	_	1	N.C	— — — — — — — — — — — — — — — — — — —
22	C6 C7	0	D D	TOUT1 TOUT2	Pulse1 output pin
23	C8			N.C	Pulse2 output pin
25	C9			N.C	<u> </u>
26	C10	GND	A	V _{SS} H6	3.3 V GND
27	C11	Power	A	V _{DD} H12	3.3 V power supply
28	D1	Power	A	V _{DD} H13	3.3 V power supply
29	D2	1	Α	VRL1	Connect to VCP1
30	D3	I	Α	VRL2	Connect to VCP1
31	D4	1	1	N.C	_
32	D5	GND	D	V _{SS} L1	1.2 V GND
33	D6	GND	D	V _{SS} L2	1.2 V GND
34	D7	_	_	N.C	_
35	D8	_	_	N.C	_
36	D9		_	N.C	— — — — — — — — — — — — — — — — — — —
37	D10	GND	A	V _{SS} H7	3.3 V GND
38 39	D11 E1	Power O	A A	V _{DD} H14 VCP1	3.3 V power supply Connect to VRL1, 2, 3, 4, 5 (Connect to 4.7 µF × 2 to GND)
40	E2	I	A	VRL3	Connect to VCP1
41	E3	i	A	VRL4	Connect to VCP1
42	E4			N.C	—
43	E5	Power	D	V _{DD} L1	1.2 V power supply
44	E6	Power	D	V _{DD} L2	1.2 V power supply
45	E7	Power	D	V _{DD} L3	1.2 V power supply
46	E8	GND	Α	V _{SS} H8	3.3 V GND
47	E9	GND	Α	V _{SS} H9	3.3 V GND
48	E10	GND	A	V _{SS} H10	3.3 V GND
49	E11	Power	A	V _{DD} H15	3.3 V power supply
50	F1	Power	A	V _{DD} H16	3.3 V power supply
51 52	F2 F3	GND	A A	V _{SS} H11 VRL5	3.3 V GND Connect to VCP1
53	F3 F4	Power	D D	VRL5 V _{DD} L4	1.2 V power supply
54	F8	Power	D	V _{DD} L4 V _{DD} L5	1.2 V power supply
55	F9	GND	A	V _{SS} H12	3.3 V GND
56	F10	Power	A	V _{DD} H17	3.3 V power supply
57	F11	Power	A	V _{DD} H18	3.3 V power supply
58	G1	0	Α	VCP2	Connect to VRL6, 7 (Connect to 4.7 µF × 2 to GND)
59	G2	1	Α	VRL6	Connect to VCP2
60	G3	GND	D	V _{SS} L3	1.2 V GND
61	G4	Power	D	V _{DD} L6	1.2 V power supply
62	G8	Power	D	V _{DD} L7	1.2 V power supply

		ı		T	T
No.	Pin	I/O	Analog	Symbol	Description
62	No. G9	GND	/ Digital	-	2.2.1/ CND
63	G10	GND	A	V _{SS} H13	3.3 V GND 3.3 V GND
64 65	G10	Power	A	V _{SS} H14	3.3 V power supply
66	H1	Power	A D	V _{DD} H19 V _{DD} M1	1.8 V power supply
67	H2	I	A	VRL7	Connect to VCP2
68	H3	GND	D	V _{SS} L4	1.2 V GND
69	H4	Power	D	V _{SS} L4 V _{DD} L8	1.2 V power supply
70	H8	I/O	D	XHS	horizotal sync signal
71	H9	I/O	D	XVS	Vertical sync signal
72	H10	GND	D	V _{SS} L5	1.2 V GND
73	H11	Power	D	V _{SS} L3	1.2 V power supply
74	J1	I OWEI	D	INCK	Master clock input
75	J2	GND	D	V _{ss} L6	1.2 V GND
76	J3	I	D	XCLR	Sytem clear (Normal: High = OV_{DD} , Clear: Low = GND)
77	J4	0	D	SDO	4-wire serial communication I/F SDO pin
78	J5	J	D	XCE	4-wire serial communication I/F XCE pin
79	J6	l I	D	SCK	4-wire serial communication I/F SCK pin
80	J7	l I	D	SDI	4-wire serial communication I/F SDI pin
81	J8	l I	D	XTRIG	Trigger input
82	J9	ı	D	N.C	Trigger input
83	J10	GND	D D	V _{SS} L7	1.2 V GND
84	J11	Power	D	V _{SS} L7	
85	K1	Power	D		1.2 V power supply
86	K2	GND	D	V _{DD} M2 V _{SS} M1	1.8 V power supply 1.8 V GND
- 00	I\Z	GIND	D	VSSIVII	Master / Slave select
87	K3	I	D	XMASTER	(In Slave mode: High = OV_{DD} , In Master mode: Low = GND)
88	K4	0	D	DLOPA	Low voltage LVDS serial output (Data)
89	K5	0	D	DLOPB	Low voltage LVDS serial output (Data)
90	K6			N.C	Low voltage EVD3 Serial output (Data)
91	K7	0	D	DLOPG	Low voltage LVDS serial output (Data)
92	K8	0	D	DLOPH	Low voltage LVDS serial output (Data)
93	K9			N.C	
94	K10	GND	D	V _{SS} L8	1.2 V GND
95	K10	Power	D	V _{DD} L11	1.2 V power supply
96	L1	Power	D	V _{DD} M3	1.8 V power supply
97	L2	GND	D	V _{SS} M2	1.8 V GND
98	L3	- OND	_	N.C	
99	L4	0	D	DLOMA	Low voltage LVDS serial output (Data)
100	L5	0	D	DLOMB	Low voltage LVDS serial output (Data)
101	L6	_		N.C	
102	L7	0	D	DLOMG	Low voltage LVDS serial output (Data)
103	L8	0	D	DLOMH	Low voltage LVDS serial output (Data)
103	L9	_	_	N.C	—
105	L10	GND	D	V _{SS} L9	1.2 V GND
106	L10	Power	D	V _{DD} L12	1.2 V power supply
107	M3			N.C	
108	M4	0	D	DLOPC	Low voltage LVDS serial output (Data)
109	M5	0	D	DLOPD	Low voltage LVDS serial output (Data)
110	M6	0	D	DLCKP	Low voltage LVDS serial output (Data) Low voltage LVDS serial output (Clock)
111	M7	0	D	DLOPE	Low voltage LVDS serial output (Clock) Low voltage LVDS serial output (Data)
112	M8	0	D	DLOPF	Low voltage LVDS serial output (Data)
113	M9		_	N.C	—
114	N1	_	_	N.C	_
115	N3	GND	D	V _{SS} M3	1.8 V GND
116	N4	0	D	DLOMC	Low voltage LVDS serial output (Data)
117	N5	0	D	DLOMD	Low voltage LVDS serial output (Data)
118	N6	0	D	DLCKM	Low voltage LVDS serial output (Clock)
119	N7	0	D	DLOME	Low voltage LVDS serial output (Older)
120	N8	0	D	DLOME	Low voltage LVDS serial output (Data) Low voltage LVDS serial output (Data)
121	N9	GND	D	V _{SS} M4	1.8 V GND
122	N11			N.C	
_ '	1411			1	


^{*} N.C. pins in the table above should be left open on the board.

Electrical Characteristics

DC Characteristics

Item		Pins	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Analog	V _{DD} Hx	AV_DD	_	3.15	3.30	3.45	V
Supply voltage	Interface	V _{DD} Mx	OV_DD	_	1.70	1.80	1.90	V
	Digital	V _{DD} Lx	DV_{DD}	_	1.10	1.20	1.30	V
		XHS XVS XCLR INCK	VIH		0.8 × OV _{DD}	_	_	V
Digital input vo	oltage	XMASTER SCK SDI XCE XTRIG	VIL	XVS / XHS in Slave mode	_	_	0.2 × OV _{DD}	V
		DLOPx DLOMx	VCM	Low voltage LVDS	_	OV _{DD} /2	_	>
			VOD	(termination resistance: 100 Ω)	100	150	210	mV
Digital output voltage		XHS XVS	VOH	XVS / XHS	OV _{DD} -0.4	_	_	V
		SDO TOUT1 TOUT2	VOL	in Master mode		_	0.4	V





Power Consumption

Item Pins		Symbol	Тур.	Max.	Unit
	$V_{DD}H$	IAV _{DD}	TBD	TBD	mA
Operating current	$V_{DD}M$	IOV_{DD}	TBD	TBD	mA
(TBD)	$V_{DD}L$	IDV_{DD}	TBD	TBD	mA
	$V_{DD}H$	IAV _{DD} _STB	_	TBD	mA
Standby current	$V_{DD}M$	IOV _{DD} _STB	_	TBD	mA
	$V_{DD}L$	IDV _{DD} _STB	_	TBD	mA

Operating current:

(Typical value condition) : Supply voltage: 3.30 V / 1.80 V / 1.20 V, Tj = $25 ^{\circ}\text{C}$ (Maximum value condition) : Supply voltage: 3.45 V / 1.90 V / 1.30 V, Tj = $60 ^{\circ}\text{C}$

Worst state of internal circuit operating current consumption.


Standby current:

(Maximum value condition): Supply voltage: 3.45 V / 1.90 V / 1.30 V, Tj = $60 ^{\circ}$ C, INCK = 0 V,

The device in the light-obstructed state.

AC Characteristics

Master Clock (INCK) Waveform Diagram




Duty Ratio = twp / tp × 100

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
INCK clock frequency	f _{INCK}	f _{INCK} × 0.96	f _{INCK}	f _{INCK} × 1.02	MHz	f _{INCK} = 37.125 MHz, 74.25 MHz
INCK Low level pulse width	t _{WLINCK}	4	_	_	ns	
INCK High level pulse width	t _{WHINCK}	4	_	_	ns	
INCK clock duty	_	45.0	50.0	55.0	%	Define with 0.5 × OV _{DD}

^{*}The INCK fluctuation affects the frame rate.


XVS / XHS Input Characteristics in Slave Mode (XMASTER = High)



Item	Symbol	Min.	Тур.	Max.	Unit
XHS Low level pulse width	t _{WLXHS}	4/f _{INCK}	_	_	ns
XHS High level pulse width	twnxns	4/f _{INCK}	_	_	ns
XVS - XHS fall width	t _{HFDLY}	1/f _{INCK}	_	_	ns
XHS - XVS rise width	t _{VRDLY}	1/f _{INCK}	_	_	ns

Synchronization cannot be performed from XVS and XHS signal in mater mode. Detect the sync code.

XTRIG Input Characteristics in Slave Mode (XMASTER = High) only




Item	Symbol	Min.	Тур.	Max.	Unit
XTRIG fall - XHS fall width	t _{TGHDLYF}	10	_	HMAX-10	INCK
XTRIG fall - XHS rise width	t _{TGHDLYR}	10	_	HMAX-10	INCK




Serial Communication

4-wire



Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
SCK clock frequency	f _{SCK}	_	_	13.5	MHz	
XCLR Low level pulse width	t _{WLXCLR}	4/f _{INCK}	_	_	ns	
INCK effective margin	t _{ENINCK}	1	_	_	μs	
XCE effective margin	t _{ENXCE}	20	_	_	μs	
XCE input setup time	t _{SUXCE}	20	_	_	ns	
XCE input hold time	t _{HDXCE}	20	_	_	ns	
XCE High level pulse width	t _{WHXCE}	20	_	_	ns	
SDI input setup time	tsuspi	10	_	_	ns	
SDI input hold time	t _{HDSDI}	10	_	_	ns	
SDO output delay time	t _{DLSDO}	0	_	25	ns	Output load capacitance: 20 pF

DLCKP / DLCKM, DLOPx / DLOMx



(Output load capacitance: 8 pF)

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
DLCK clock duty	_	40	50	60	%	DCK freq = 297 MHz (Max.)
DLO skew time	t _{SKDO}	_	_	400	ps	Data Rate 297 MHz DDR
DLO setup time	t _{SUDO}	400	_	_	ps	Data Rate 297 MHz DDR
DLO hold time	t _{HDDO}	400	_	_	ps	Data Rate 297 MHz DDR

SONY

IMX174LLJ-C

I/O Equivalent Circuit Diagram

TBD

SONY

IMX174LLJ-C

Spectral Sensitivity Characteristics

(Excludes lens characteristics and light source characteristics.)

TBD

Image Sensor Characteristics

Item	Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks
Sensitivity	S	TBD (TBD)	TBD (TBD)	_	Digit (mV)	1	1/30 s storage
Saturation signal	Vsat2D	TBD (TBD)			Digit (mV)	2	Zone0 to II'
Video cirrol chedios	SH01	_	_	TBD	%	2	Zone0, I
Video signal shading	SH2D	_	_	TBD	%	3	Zone0 to II'
Dark signal	Vdt	_	_	TBD (TBD)	Digit (mV)	4	1/30 s storage
Dark signal shading	ΔVdt	_	_	TBD (TBD)	Digit (mV)	5	1/30 s storage

- Note) 1. Converted value into mV using 1Digit = 0.2256 mV for 12-bit output and 1Digit = 0.9023 mV for 10-bit output.
 - 2. The video signal shading is the measured value in the wafer status and does not include characteristics of the seal glass.

Zone Definition of Video Signal Shading




Image Sensor Characteristics Measurement Method

Measurement Conditions

In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the signal output of the measurement system.

Definition of srandard imaging conditions

◆ Standard imaging condition I:

Use a pattern box (luminance: 706 cd/m², color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F8. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

◆ Standard image condition II:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

◆ Standard image condition III:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens (exit pupil distance -100 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

Measurement Method

1. Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100 s, measure the signal outputs (V) at the center of the screen, and substitute the values into the following formula.

$$S = (V) \times 100/30 [mV]$$

2. Saturation signal

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 10 times the intensity with the average value of the signal outputs, TBD mV, measure the average values of the signal outputs.

3. Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the signal outputs is TBD mV. Then measure the maximum value (Vmax [mV]) and the minimum value (Vmin [mV]) of the signal outputs, and substitute the values into the following formula.

$$SH = (Vmax - Vmin) / TBD \times 100 [\%]$$

4. Dark signal

With the device junction temperature of 60 °C and the device in the light-obstructed state, divide the output difference between 1/30 s integration and 1/300 s integration by 0.9, and calculate the signal output converted to 1/30 s integration. Measure the average value of this output (Vdt [mV]).

5. Dark signal shading

After the measurement item 4, measure the maximum value (Vdmax [mV]) and the minimum value (Vdmin [mV]) of the dark signal output, and substitute the values into the following formula.

$$\Delta Vdt = Vdmax - Vdmin [mV]$$

Setting Registers Using Serial Communication

Description of Setting Registers (4-wire)

The serial data input order is LSB-first transfer. The table below shows the various data types and descriptions.

Serial Data Transfer Order


Chip ID	Start address	Data	Data	Data	
(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)

Type and Description

Туре	Description
	Chip ID: 02 Write: 02h / Read: 82h
	Chip ID: 03 Write: 03h / Read: 83h
	Chip ID: 04 Write: 04h / Read: 84h
Chin ID	Chip ID: 05 Write: 05h / Read: 85h
Chip ID	Chip ID: 06 Write: 06h / Read: 86h
	Chip ID: 07 Write: 07h / Read: 87h
	Chip ID: 08 Write: 08h / Read: 88h
	Chip ID: 09 Write: 09h / Read: 89h
	Designate the address according to the Register Map. When using a communication method
Address	that designates continuous addresses, the address is automatically incremented from the
	previously transmitted address.
Data	Input the setting values according to the Register Map.

Register Communication Timing

Perform serial communication in sensor standby mode or within communication period. For the registers marked "V" in the item of Reflection timing, when the communication is performed in the communication period shown in the figure below they are reflected by frame reflection timing. For the registers noted "Immediately" in the item of Reflection timing, the settings are reflected when the communication is performed. (For the immediate reflection registers, set them in sensor standby state.)




Register Write and Read


- ◆ Follow the communication procedure below when writing registers.
 - (1) Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.

IMX174LLJ-C

- (2) Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
- (3) Input the Chip ID (CID = 02h to 09h) to the first byte. If the Chip ID differs, subsequent data is ignored.
- (4) Input the start address to the second byte. The address is automatically incremented.
- (5) Input the data to the third and subsequent bytes. The data in the third byte is written to the register address designated by the second byte, and the register address is automatically incremented thereafter when writing the data for the fourth and subsequent bytes. Normal register data is loaded to the inside of the sensor and established in 8-bit units.
- (6) The register values starting from the register address designated by the second byte are output from the SDO pin. The register values before the write operation are output. The actual register values are the input data.
- (7) Set XCE High to end communication.
- ◆ Follow the communication procedure below when reading registers.
 - (1) Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
 - (2) Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
 - (3) Input Chip ID (CID = 82h to 89h) to the first byte. If the Chip ID differs, subsequent data is ignored.
 - (4) Input the start address to the second byte. The address is automatically incremented.
 - (5) Input data to the third and subsequent bytes. Input dummy data in order to read the registers. The dummy data is not written to the registers. To read continuous data, input the necessary number of bytes of dummy data.
 - (6) The register values starting from the register address designated by the second byte are output from the SDO pin. The input data is not written, so the actual register values are output.
 - (7) Set XCE High to end communication.
- Note) When writing data to multiple registers with discontinuous addresses, access to undesired registers can be avoided by repeating the above procedure multiple times.



Serial Communication (Continuous Addresses)



Serial Communication (Discontinuous Addresses)

Register Map

This sensor has a total of 2048 bytes of registers, composed of registers with address 00h to FEh that correspond to Chip ID = 02h to 09h. Use the initial values for empty address. Some registers must be change from the initial values, so the sensor control side should be capable of setting 2048 bytes.

There are two different register reflection timing. Values are reflected immediately after writing to register noted as "Immediately", or at the frame reflection register reflection timing described in the item of "Register Communication Timing" in the section of "Setting Registers with Serial Communication" for registers noted as "V" in the Reflection timing column of the Register Map. For the immediate reflection registers below, set them in sensor standby state.

- · STBLVDS
- · ADBIT
- · ODBIT
- · OPORTSEL
- · INCKSEL0
- · INCKSEL1
- · INCKSEL2

For the register that is writing "*" to the setting value in description, change the value from the default value after the reset.

Do not perform communication to addresses not listed in the Register Map. Doing so may result in operation errors.

Chip ID = 02 (Write: Chip ID = 02h, Read: Chip ID = 82h)

				Defaul after		Reflection
Address	bit	Register Name	Description	Ву	Ву	timing
				register	address	
	0	STANDBY [0]	Standby mode	1		Immediately
	1		0: Normal operation 1: Standby Fixed to 0	0		
	2		Fixed to 0	0	1	
00h	3		Fixed to 0	0	01h	
0011	4		Fixed to 0	0	0111	_
	5		Fixed to 0	0		_
	6		Fixed to 0	0		_
	7		Fixed to 0	0		_
01h	[7:0]			00h	00h	
to	to		Fixed to 00h	to	to	_
04h	[7:0]			00h	00h	
	0		Fixed to 0	0		_
	1		Fixed to 0	0		
	2		Fixed to 0	0	4	
05h	3		Fixed to 0	0	00h	_
	4		LVDS channels that not using be standby			
	5	STBLVDS [3:0]	0h: 8 ch active	0h		Immediately
	6		1h: 4 ch active 2h: 2 ch active Others: Setting prohibited			
Och	7		2h: 2 ch active Others: Setting prohibited	006	00h	
06h to	[7:0] to		Fixed to 00h	00h to	00h to	
0Bh	[7:0]		Tixed to doll	00h	00h	_
ODII	[7.0]		Register hold	0011	0011	
	0	REGHOLD [0]	(Function not to update V reflection regsiters) 0: Invalid 1: Valid	0		Immediately
	1		Fixed to 0	0	1	_
0Ch	2		Fixed to 0	0	006	_
UCII	3		Fixed to 0	0	00h	
	4		Fixed to 0	0		_
	5		Fixed to 0	0		
	6		Fixed to 0	0		
	7		Fixed to 0	0		
0Dh	[7:0]		F: 14 001	00h	00h	
to	to		Fixed to 00h	to	to	_
11h	[7:0]		Setting of master mode operation	00h	00h	
	0	XMSTA [0]	Master mode operation Setting of master mode operation	1		Immediately
		,	1: Master mode operation stop	·		Ga.a.co.y
	1		Fixed to 0	0		_
401	2		Fixed to 0	0	0.44	_
12h	3		Fixed to 0	0	01h	_
	4		Fixed to 0	0		_
	5		Fixed to 0	0]	_
	6		Fixed to 0	0]	
	7		Fixed to 0	0		_
	0	TRIGEN [0]	Global shutter mode setting	0		Immediately
	1		0: Normal mode 1: Trigger mode Fixed to 0	0	1	
	2			0	1	
13h	3		Fixed to 0 Fixed to 0	0	00h	
1311	4		Fixed to 0	0	0011	
	5		Fixed to 0	0	1	
	6		Fixed to 0	0	1	
	7		Fixed to 0	0	1	_
·		l .	1		1	



				Default		5.6.0
Address	bit	Register Name	Description	after		Reflection
7144.000		r togistor r tamo	2000	Ву	Ву	timing
				register	address	
	0	ADBIT [0]	AD conversion bits setting	1		Immediately
			0: 10 bit 1: 12 bit	0		
	1		Fixed to 0	0		
4.45	3		Fixed to 0	0	0415	
14h	4		Fixed to 0	0	01h	
	5		Fixed to 0 Fixed to 0	0		
	6			0		
	7		Fixed to 0	0		
	0		Fixed to 0	U		
	1		Drive mode setting			
	2	MODE [3:0]	0h: WUXGA 2h: UXGA 4h: 1080p-Full HD	0h		V
		{	Others: Setting prohibited			
15h	3		F' - 11 0	_	00h	
	4		Fixed to 0	0		_
	5		Fixed to 0	0		_
	6		Fixed to 0	0		
	7		Fixed to 0	0		_
	0	VREVERSE [0]	Vertical (V) direction readout inversion control 0: Normal 1: Inverted	0		V
			Horizontal (H) direction readout inversion control			
	1	HREVERSE [0]	0: Normal 1: Inverted	0		V
	2		Fixed to 0	0		_
16h	3		Fixed to 0	0	00h	_
	4		Fixed to 0	0		
	5		Fixed to 0	0		
	6			0	ŀ	
	7		Fixed to 0	0		
	_		Fixed to 0	U		_
	0		LSB			
	1	{				
	2	{				
17h	3				E6h	
	4		When sensor master mode			
	5	VMAX [11:0]	vertical span setting.	4E6h		V
	6		(Number of operation lines count from 1)			
	7					
	0					
	1					
	2					
18h	3		MSB		04h	
1011	4		Fixed to 0	0	0	-
	5		Fixed to 0	0		_
	6		Fixed to 0	0		_
	7		Fixed to 0	0		_
19h	[7:0]		Fixed to 00h	00h	00h	-
	0		LSB			
	1					
	2					
445	3				OF!	
1Ah	4				CEh	
	5					
	6					
	7		When sensor master mode	0.46=:		
	0	HMAX [15:0]	horizontal span setting.	01CEh		V
	1		(Number of operation clocks count from 1)			
	2					
	3					
1Bh	4				01h	
	5					
	6					
	7		MSB			
L		I	MIOD	L	<u> </u>	



		bit Register Name		Default		
Address	bit		Description	after		Reflection
Address	Dit		Description	Ву	Ву	timing
				register	address	
	0	ODBIT [0]	Number of output bit setting	1		Immediately
	U	ODBIT [0]	0: 10 bit 1: 12 bit	ı		Illinediately
	1		Fixed to 0	0		-
	2		Fixed to 0	0		_
1Ch	3		Fixed to 0	0	11h	_
	4		Output channel selection			
	5	OPORTSEL [2:0]	1h: 8 ch 3h: 4 ch 4h: 2 ch	1h		Immediately
	6		Others: Setting prohibited			,
	7		Fixed to 0	0		_
1Dh	[7:0]		Fixed to 01h	01h	01h	_
1Eh	[7:0]		Fixed to 02h	02h	02h	_
	[7.0]		The value is set according to drive mode.	OZ.II	OZII	
	0	CKSEL [0]	When WUXGA, UXGA, ROI: 0	0		Immediately
	"	CKSLL [0]	When 1080p-Full HD: 1	U		Illillediately
	1		Fixed to 0	0		
				-		
1Fh	2		Fixed to 0	0	00h	
	3		Fixed to 0	0		
	4		Fixed to 0	0		_
	5		Fixed to 0	0		
	6		Fixed to 0	0		_
	7		Fixed to 0	0		_
20h	[7:0]		Fixed to 01h	01h	01h	_
	0	FREQ [1:0]	Sot to deterate	0h		V
	1	FREQ[I.0]	Set to datarate.	Uli		V
	2		Fixed to 0	0		_
	3		Fixed to 0	0		
21h	4		Fixed to 0	0	00h	
	5		Fixed to 0	0		_
	6		Fixed to 0	0		_
	7		Fixed to 0	0		_
22h	[7:0]		1 1/100 (0 0			
to	to		Do not rewrite		_	_
2Dh	[7:0]		Do not rounte			
2511	0		XVS pin setting			
	1	XVSOUTSEL[1:0]	Oh: Slave mode 2h: Master mode	2h		Immediately
	2		XHS pin setting			
	3	XHSOUTSEL[1:0]	Oh: Slave mode 2h: Master mode	2h		Immediately
2Eh				0	0Ah	
	4		Fixed to 0	0	-	
	5		Fixed to 0	0	-	_
	6		Fixed to 0	0		
	7		Fixed to 0	0		_
	0	TOUT1SEL[1:0]	TOUT1 pin setting	0h		Immediately
	1		0h: Low fixed 3h: Pulse output			,
	2	TOUT2SEL[1:0]	TOUT2 pin setting	0h		Immediately
2Fh	3	[]	0h: Low fixed 3h: Pulse output	Ų.,	00h	
2	4		Fixed to 0	0		_
	5		Fixed to 0	0]	_
	6		Fixed to 0	0]	_
	7		Fixed to 0	0		ı
30h	0		Fixed to 00h	00h	00h	
31h	0		Fixed to 00h	00h	00h	
	0		TOUT4 : #			
	1	TRIG_TOUT1_SEL[2:0]	TOUT1 pin setting	0h		Immediately
	2		0h: Low fixed 1h: Pulse1 output			, , , ,
	3		Fixed to 0	0	1	_
32h	4		-77	 	00h	
	5	TRIG_TOUT2_SEL[2:0]	TOUT2 pin setting	0h		Immediately
	6		0h: Low fixed 2h: Pulse2 output	011		miniculately
	7		Fixed to 0	0	1	
<u></u>	/	ļ.	Fixed to 0	U	ļ	

Address	hit	Pagistar Nama	Description	Defaul after		Reflection
Address	bit	Register Name	Description	By register	By address	timing
33h to 75h	[7:0] to [7:0]		Do not rewrite	_	-	-
	0	PULSE1_EN_NOR [0]	Pulse1 output in normal mode 0: Disable 1: Enable	0		Immediately
	1	PULSE1_EN_TRIG [0]	Pulse1 output in trigger mode 0: Disable 1: Enable	0		Immediately
76h	2	PULSE1_POL [0]	Pulse1 polarity selection 0: High active 1: Low active	0	00h	Immediately
	3		Fixed to 0	0		_
	4		Fixed to 0	0		_
	5		Fixed to 0	0		_
	6		Fixed to 0	0		_
	7		Fixed to 0	0	1	_
	0		LSB			
	1	1				
	2					
	3	1				
77h	4				00h	
	5	-				
	6		Pulse1 active period start timing setting			
	7	PULSE1_UP [15:0]	Designated in line units from reference point	0000h		Immediately
	0		(For details, see the "Pulse Output Function")			,
	1					
	2					
78h	3				00h	
	4				3011	
	5					
	6					
	7		MSB			
79h	[7:0]		Fixed to 00h	00h	00h	_
	0		LSB			
	1					
	2					
	3				001	
7Ah	4	1			00h	
	5	1				
1	6	1				
	7	1	Pulse1 active period end timing setting			
	0	PULSE1_DN [15:0]	Designated in line units from readout start	0000h		Immediately
	1	1	(For details, see the "Pulse Output Function")			
	2	1				
1	3	1				
7Bh	4	{			00h	
		-				
	5	}				
	6	-				
	7		MSB			
7Ch	[7:0]		Fixed to 00h	00h	00h	_
7Dh	[7:0]		Fixed to 00h	00h	00h	_

				Default after		Reflection	
Address	bit	bit Register Name	Description	Ву	Ву	timing	
				register	address	uning	
	0	PULSE2_EN_NOR [0]	Pulse2 output in normal mode 0: Disable 1: Enable	0	uddicss	Immediately	
	1	PULSE2_EN_TRIG [0]	Pulse2 output in trigger mode 0: Disable 1: Enable	0		Immediately	
7Eh	2	PULSE2_POL [0]	Pulse2 polarity selection 0: High active 1: Low active	0	00h	Immediately	
	3		Fixed to 1 *	0		_	
	4		Fixed to 0	0			
	5		Fixed to 0	0			
	6		Fixed to 0	0			
	7		Fixed to 0	0		_	
	0		LSB	-			
		1	LSB				
	1				00h		
	2						
7Fh	3						
	4						
	5						
	6		Dulgo 2 gotive period start timing cotting				
	7	DUI 050 UD (45.0)	Pulse2 active period start timing setting	00001		Lancia d'atal	
	0	PULSE2_UP [15:0]	PULSEZ_UP [15:0]	Designated in line units from reference point	0000h		Immediately
	1		(For details, see the "Pulse Output Function")				
	2						
	3						
80h	4					00h	
	5						
	6	{	MOD				
	7		MSB				
81h	[7:0]		Fixed to 00h	00h	00h		
	0	ļ	LSB				
	1						
	2						
925	3				006		
82h	4				00h		
	5						
	6	1					
	7	İ	Pulse2 active period end timing setting				
	0	PULSE2_DN [15:0]	Designated in line units from reference point	0000h		Immediately	
	1		(For details, see the "Pulse Output Function")				
	2	1					
		}					
83h	3	-			00h		
	4						
	5	ļ					
	6						
	7		MSB				
84h	[7:0]		Fixed to 00h	00h	00h	_	



		bit Register Name		Default		Deflection
Address	bit		Description	after	T .	Reflection
		-	·	By register	By address	timing
85h	[7:0]					
to	to		Do not rewrite	_	_	_
91h	[7:0]					
			The value is set according to drive mode.			
92h	[7:0]	INCKSEL0 [7:0]	When WUXGA, UXGA, ROI: 20h	20h	20h	Immediately
			When 1080p-Full HD: 18h			
			The value is set according to INCK.			
93h	[7:0]	INCKSEL1 [7:0]	00h: INCK = 37.125 MHz	00h	00h	Immediately
			04h: INCK = 74.25 MHz	ļ		
94h	[7:0]		Fixed to 20h	20h	20h	_
			The value is set according to INCK.			
95h	[7:0]	INCKSEL2 [7:0]	00h: INCK = 37.125 MHz	00h	00h	Immediately
			04h: INCK = 74.25 MHz			
96h	[7:0]		Fixed to 00h	00h	00h	
97h	[7:0]		Fixed to 00h	00h	00h	
98h	[7:0]		Fixed to 00h	00h	00h	_
99h	[7:0]		Fixed to 00h	00h	00h	_
	0		LSB			
	1					
	2					
9Ah	3				00h	
3741	4				0011	
	5	SHS [11:0]	Storage time adjustment	000h		V
	6	0110 [11.0]	Designated in line unit	00011		v
	7					
	0					
	1					
	2					
9Bh	3		MSB		00h	
9011	4		Fixed to 0	0	0011	
	5		Fixed to 0	0		
	6		Fixed to 0	0		
	7		Fixed to 0	0		_
9Ch	[7:0]		Fixed to 00h	00h	00h	_
9Dh	[7:0]		Fixed to 00h	00h	00h	_
9Eh	[7:0]		Fixed to 00h	00h	00h	_
9Fh	[7:0]		Fixed to 00h	00h	00h	_
			The value is set according to drive mode.			
A0h	[7:0]	GTWAIT [7:0]	When WUXGA, UXGA, ROI: A4h	A4h	A4h	Immediately
			When 1080p-Full HD: 64h			
A1h	[7:0]		Fixed to 02h	02h	02h	_
A2h	[7:0]		Fixed to 01h	01h	01h	_
A3h	[7:0]		Fixed to 00h	00h	00h	_
A4h	[7:0]		Fixed to 00h	00h	00h	_
		00011/17 01	The value is set according to drive mode.	0.51		
A5h	[7:0]	GSDLY [7:0]	When WUXGA, UXGA, ROI: 08h	08h	08h	Immediately
			When 1080p-Full HD: 04h			
A6h	[7:0]		De cal constitu			
to	to		Do not rewrite		_	_
FFh	[7:0]					

Chip ID = 03 (Write: Chip ID = 03h, Read: Chip ID = 83h)

				Defaul	It value	
					reset	Reflection
Address	bit	bit Register Name	Description	By	Ву	timing
				register	address	g
	0	ROIH1ON [0]	The horizontal setting of ROI area (1, y) (y = 1 to 4)	0		V
		TKONTTON [0]	0: Disable 1: Enable			•
00h	1	ROIV1ON [0]	The vertical setting of ROI area (x, 1) (x = 1 to 4)	0	00h	Immediately
	[7:2]		0: Disable 1: Enable Fixed to 00h	00h		_
01h	[7:0]		Designation of horizontal cropping position	0011	00h	
	[2:0]	ROIPH1 [10:0]	on area (1, y) (y = 1 to 4)	000h		V
02h	[7:3]		Fixed to 00h	00h	00h	_
03h	[7:0]		Designation of vertical cropping position		00h	
	[2:0]	ROIPV1 [10:0]	on area (x, 1) (x = 1 to 4)	000h		Immediately
04h	[7:3]		Fixed to 00h	00h	00h	
05h	[7:0]	DONAULA (40.0)	Designation of horizontal cropping size	0001	00h	
004	[2:0]	ROIWH1 [10:0]	on area (1, y) (y = 1 to 4)	000h	004	V
06h	[7:3]		Fixed to 00h	00h	00h	_
07h	[7:0]	DOIMA/4 [40:0]	Designation of vertical cropping size	000h	00h	Immediately
08h	[2:0]	ROIWV1 [10:0]	on area (x, 1) (x = 1 to 4)	000h	00h	Immediately
0611	[7:3]		Fixed to 00h	00h	0011	
	0	ROIH2ON [0]	The horizontal setting of ROI area (2, y) (y = 1 to 4)	0		V
		1101112011 [0]	0: Disable 1: Enable	Ů		•
09h	1	ROIV2ON [0]	The vertical setting of ROI area $(x, 2)$ $(x = 1 to 4)$	0	00h	Immediately
	[7, 0]		0: Disable 1: Enable	0.01		-
0.45	[7:2]		Fixed to 00h	00h	005	
0Ah	[7:0]	ROIPH2 [10:0]	Designation of horizontal cropping position	000h	00h	V
0Bh	[2:0]		on area (2, y) (y = 1 to 4)	00h	00h	
0Ch	[7:3]		Fixed to 00h	00h	00h	
UCII	[7:0] [2:0]	ROIPV2 [10:0]	Designation of vertical cropping position on area (x, 2) (x = 1 to 4)	000h	0011	Immediately
0Dh	[7:3]		Fixed to 00h	00h	00h	
0Eh	[7:0]		Designation of horizontal cropping size	0011	00h	
OLII	[2:0]	ROIWH2 [10:0]	on area (2, y) (y = 1 to 4)	000h	0011	V
0Fh	[7:3]		Fixed to 00h	00h	00h	_
10h	[7:0]		Designation of vertical cropping size		00h	
	[2:0]	ROIWV2 [10:0]	on area (x, 2) (x = 1 to 4)	000h		Immediately
11h	[7:3]		Fixed to 00h	00h	00h	
		DOULOON TO	The horizontal setting of ROI area (3, y) (y = 1 to 4)			
	0	ROIH3ON [0]	0: Disable 1: Enable	0		V
12h	1	ROIV3ON [0]	The vertical setting of ROI area $(x, 3)$ $(x = 1 to 4)$	0	00h	Immediately
		NOIVOOIV[0]	0: Disable 1: Enable			Illinicalatory
	[7:2]		Fixed to 00h	00h		
13h	[7:0]	ROIPH3 [10:0]	Designation of horizontal cropping position	000h	00h	V
14h	[2:0]	- []	on area (3, y) (y = 1 to 4)		00h	•
	[7:3]		Fixed to 00h	00h		_
15h	[7:0]	ROIPV3 [10:0]	Designation of vertical cropping position	000h	00h	Immediately
16h	[2:0]		on area (x, 3) (x = 1 to 4)		00h	
175	[7:3]		Fixed to 00h Designation of horizontal cropping size	00h	006	
17h	[7:0]	ROIWH3 [10:0]	on area (3, y) (y = 1 to 4)	000h	00h	V
18h	[2:0] [7:3]		Fixed to 00h	00h	00h	_
19h	[7:0]		Designation of vertical cropping size	0011	00h	<u> </u>
1311	[2:0]	ROIWV3 [10:0]	on area $(x, 3)$ $(x = 1 \text{ to } 4)$	000h		Immediately
1Ah	[7:3]		Fixed to 00h	00h	00h	_
	[]			3011		

A 1.1	1.2	Desistes Name	Position		lt value reset	Reflection timing
Address	bit	Register Name	Description	Ву	Ву	
				register	address	
	0	ROIH4ON [0]	The horizontal setting of ROI area (4, y) (y = 1 to 4) 0: Disable 1: Enable	0		V
1Bh	1	ROIV4ON [0]	The vertical setting of ROI area (x, 4) (x = 1 to 4) 0: Disable 1: Enable	0	00h	Immediately
	[7:2]		Fixed to 00h	00h		_
1Ch	[7:0]	DOIDHA [40.0]	Designation of horizontal cropping position	0001-	00h	V
1Dh	[2:0]	ROIPH4 [10:0]	on area (4, y) (y = 1 to 4)	000h	00h	V
ווטוו	[7:3]		Fixed to 00h	00h	UUII	_
1Eh	[7:0]	ROIPV4 [10:0]	Designation of vertical cropping position	000h	00h	Immodiatoly
1Fh	[2:0]	ROIP V4 [10.0]	on area (x, 4) (x = 1 to 4)	00011	00h	Immediately
IFII	[7:3]		Fixed to 00h	00h		
20h	[7:0]	ROIWH4 [10:0]	Designation of horizontal cropping size	000h	00h	V
21h	[2:0]	KOIWII4 [10.0]	on area (4, y) (y = 1 to 4)	00011	00h	V
2111	[7:3]		Fixed to 00h	00h	0011	_
22h	[7:0]	ROIWV4 [10:0]	Designation of vertical cropping size	000h	00h	Immediately
23h	[2:0]	KOIVV4 [10.0]	on area (x, 4) (x = 1 to 4)	00011	00h	iiiiiiedialeiy
2311	[7:3]		Fixed to 00h	00h	UUII	_
24h	[7:0]					
to	to		Do not rewrite	_	_	_
FFh	[7:0]					

Chip ID = 04 (Write: Chip ID = 04h, Read: Chip ID = 84h)

Address	bit	Register Name	Description	Defaul after	Reflection	
Address	Dit.	register Hame	Bescription	By register	By address	timing
00h	[7:0]		Fixed to 01h	01h	01h	
01h	[7:0]		Fixed to 00h	00h	00h	
02h	[7:0]		Fixed to F0h	F0h	F0h	
03h	[7:0]		Fixed to 00h	00h	00h	
	0		LSB			
	1					
	2					
0.45	3		Gain setting		00h	
04h	4	GAIN [8:0]	0 dB (000d) to 48 dB (480d)	000h	oon	V
	5		0.1 dB Step			
	6	1				
	7	1				
	0	1	MSB			
	1		Fixed to 0	0		_
	2		Fixed to 0	0		_
0.51	3		Fixed to 0	0	00h	_
05h	4		Fixed to 0	0		_
	5		Fixed to 0	0		_
	6		Fixed to 0	0		_
	7		Fixed to 0	0]	
06h	[7:0]					
to	to		Do not rewrite	_	_	_
57h	[7:0]					
	0		LSB			
	1					
	2	1				
501	3	1	Black level offset value setting		F0h	
58h	4	BLKLEVEL [8:0]	Recommended value:	0F0h		V
	5	1	60d (10 bit), 240d (12 bit)			
	6					
	7					
	0		MSB			
	1		Fixed to 0	0]	_
	2		Fixed to 0	0]	_
501	3		Fixed to 0	0	001	_
59h	4		Fixed to 0	0	00h	_
	5		Fixed to 0	0]	_
	6		Fixed to 0	0]	
	7		Fixed to 0	0		_
5Ah	[7:0]					
to	to		Do not rewrite	_	_	_
FFh	[7:0]					

Chip ID = 05 (Write: Chip ID = 05h, Read: Chip ID = 85h)

		5			Default value after reset Re	Reflection
Address	bit	Register Name	Description	Ву	Ву	timing
				register	address	
00h	[7:0]					
to	to	Reserved	*These registers may change by update.			
FFh	[7:0]					

Chip ID = 06 (Write: Chip ID = 06h, Read: Chip ID = 86h)

		5			t value reset	Reflection
Address	bit	Register Name	Description	Ву	Ву Ву	timing
				register	address	
00h	[7:0]					
to	to	Reserved	*These registers may change by update.			
FFh	[7:0]					

Chip ID = 07 (Write: Chip ID = 07h, Read: Chip ID = 87h)

	D.,	5			Default value after reset Reflect	Reflection
Address	Bit	Register Name	Description	Ву	Ву	timing
				register	address	
00h	[7:0]					
to	to	Reserved	*These registers may change by update.			
FFh	[7:0]					

Chip ID = 08 (Write: Chip ID = 08h, Read: Chip ID = 88h)

Address b		5 11			Default value after reset Reflec	Reflection
	bit	Register Name	Description	Ву	Ву	timing
				register	address	
00h	[7:0]					
to	to	Reserved	*These registers may change by update.			
FFh	[7:0]					

Chip ID = 09 (Write: Chip ID = 09h, Read: Chip ID = 89h)

				Defaul		
Address	bit	Posistor Namo	Description	after	reset	Reflection
Address	DIL	Register Name	Description	Ву	Ву	timing
				register	address	
00h	[7:0]					
to	to	Reserved	*These registers may change by update.			
FFh	[7:0]					

Readout Drive Modes

The table below lists the operating modes available with this sensor.

	Frame	Data	Seri	al LVDS	ch*1		Number of Total number			Number of		
Drive	rate				A/D	recording pixels		of pixels*2		INCK in 1H		
mode	[frame/s]	[Gbps]	2 ch	4 ch	8 ch	conversion	Н	V	Н	V	INCK:	INCK:
	[[]	2 0		0 0			,	• • •	•	37.125 MHz	74.25 MHz
	164.5	4.752	N/A	N/A	0						180	360
	82.3	2.376	N/A	0	0	10			2304		360	720
WUXGA	41.2	1.188	0	0	0	1920	1200		1254	720	1440	
WOXGA	128.2	4.752	N/A	N/A	0		1320	1200		1204	231	462
	64.1	2.376	N/A	0	0	12			2464		462	924
	32.1	1.188	0	0	0						924	1848
	164.5	4.752	N/A	N/A	0					1254	180	360
	82.3	2.376	N/A	0	0	10 16		1600 1200	2304		360	720
111/04	41.2	1.188	0	0	0		4000				720	1440
UXGA	128.2	4.752	N/A	N/A	0		1600		2464		231	462
	64.1	2.376	N/A	0	0						462	924
	32.1	1.188	0	0	0						924	1848
	120	3.564	N/A	N/A	0	10			2640	1125	275	550
	60	1.782	N/A	0	0						550	1100
	30	0.891	0	0	0						1100	2200
HD1080p	120	3.564	N/A	N/A	0		1920	1080			275	550
	60	1.782	N/A	0	0	12			2200		550	1100
	30	0.891	0	0	0						1100	2200
	*4	4.752	N/A	N/A	0						180	360
	*4	2.376	N/A	0	0	10			2304		360	720
201	*4	1.188	0	0	0		*3	*3		*4	720	1440
ROI	*4	4.752	N/A	N/A	0				2464		231	462
	*4	2.376	N/A	0	0	12					462	924
	*4	1.188	0	0	0						924	1848

^{*1} The data rate of each output channel is value that is obtained by total data rate divided by the number of channels.

Example) In WUXGA 164.5 [frame/s] mode: 4.752 [Gbps] / 8 = 594 [Mbps]


For the setting value to register HMAX / VMAX, see the section of each drive mode settings

Designated cropping area (ROI)

See the section of "ROI mode"

Sync code

The sync code is added immediately before and after "dummy signal + OB signal + effective pixel data" and then output. The sync code is output in order of 1st, 2nd, 3rd and 4th. The fixed value is output for 1st to 3rd. (BLK: Blanking period)



Sync Code Output Timing

List of Sync Code

Sync code	1st o	1st code		2nd code		3rd code		4th code	
Sync code	10 bit	12 bit							
SAV (Valid line)	3FFh	FFFh	000h	000h	000h	000h	200h	800h	
EAV (Valid line)	3FFh	FFFh	000h	000h	000h	000h	274h	9D0h	
SAV (Invalid line)	3FFh	FFFh	000h	000h	000h	000h	2ACh	AB0h	
EAV (Invalid line)	3FFh	FFFh	000h	000h	000h	000h	2D8h	B60h	

Sync Code Output Timing

The sensor output signal passes through the internal circuits and is output with a latency time (system delay) relative to the horizontal sync signal. This system delay value is undefined for each line, so refer to the sync codes output from the sensor and perform synchronization.







Image Data Output Format


WUXGA mode (All-pixel scan)

Register List of WUXGA mode

						Setting	yalue				
Address	bit	Register name	Initial		AD = 10 bit			AD = 12 bit		Remarks	
Address	DIL	Register flame	Value	164.5	82.3	41.2	128.2	64.1	32.1	Remarks	
				[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]		
Chip ID = 0	2h										
						0	h	•		8 ch LVDS	
05h	[7:4]	STBLVDS	0h	N/A	1	h	N/A	1	h	4 ch LVDS	
				N/A	N/A	2h	N/A	N/A	2h	2 ch LVDS	
14h	[0]	ADBIT	1		0			1		0: 10 bit 1: 12 bit	
15h	[3:0]	MODE	0h			0	h			WUXGA mode	
17h	[7:0]	VMAX	4E6h			4E	i6h			1254 line	
18h	[3:0]	VIVIAA	4011			46	.011			1234 IIIIe	
1Ah	[7:0]	HMAX	1CEh	168h	2D0h	5A0h	1CEh	39Ch	738h		
1Bh	[7:0]	TIIVIAX	ICLII	10011	20011	JAUII	ICLII	39011	7 3011		
	[0]	ODBIT	1	0 1						0: 10 bit 1: 12 bit	
1Ch						1	h			8 ch LVDS	
1011	[6:4]	OPORTSEL	1h	N/A	3	h	N/A	3	h	4 ch LVDS	
				N/A	N/A	4h	N/A	N/A	4h	2 ch LVDS	
1Fh	[7:0]	CKSEL	00h			00)h				
				0h	1h	2h	0h	1h	2h	8 ch LVDS	
21h	[1:0]	FREQ	0h	N/A	0h	1h	N/A	0h	1h	4 ch LVDS	
				N/A	N/A	0h	N/A	N/A	0h	2 ch LVDS	
92h	[7:0]	INCKSEL0	20h			20	Oh				
93h	[7:0]	INCKSEL1	00h	INCK = 37	INCK = 37.125 MHz: 00h						
9311	[7.0]	INCICOLLI	0011	INCK = 74.25 MHz: 04h							
95h	[7:0]	INCKSEL2	00h	INCK = 37	INCK = 37.125 MHz: 00h						
3011	[7.0]	OILOLLZ	0011	INCK = 74.25 MHz: 04h							
A0h	[7:0]	GTWAIT	A4h			A4					
A5h	[7:0]	GSDLY	08h			30	3h				



Pixel Array Image Drawing in WUXGA Mode




Drive Timing Chart for Serial Output in WUXGA Mode




UXGA mode

Register List of UXGA mode

						Setting	y value				
Address	bit	Bogistor name	Initial		AD = 10 bit			AD = 12 bit		Remarks	
Address	DIL	Register name	Value	164.5	82.3	41.2	128.2	64.1	32.1	Remarks	
				[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]		
Chip ID = 0	2h										
						8 ch LVDS					
05h	[7:4]	STBLVDS	0h	N/A	1	h	N/A	1	h	4 ch LVDS	
				N/A	N/A	2h	N/A	N/A	2h	2 ch LVDS	
14h	[0]	ADBIT	1		0			1		0: 10 bit 1: 12 bit	
15h	[3:0]	MODE	0h			2	h			UXGA mode	
17h	[7:0]	VMAX	4E6h			4E	i6h			1254 line	
18h	[3:0]	VIVIAX	42011				.011		T	1204 III16	
1Ah	[7:0]	HMAX	1CEh	168h	2D0h	5A0h	1CEh	39Ch	738h		
1Bh	[7:0]	TIME	IOLII	10011	20011	JAOII	IOLII	39011	73011		
	[0]	ODBIT	1		0 1						
1Ch					ı	1	h			8 ch LVDS	
1011	[6:4]	OPORTSEL	1h	N/A	3	h	N/A	3	h	4 ch LVDS	
				N/A	N/A	4h	N/A	N/A	4h	2 ch LVDS	
1Fh	[7:0]	CKSEL	00h		T	00)h				
				0h	1h	2h	0h	1h	2h	8 ch LVDS	
21h	[1:0]	FREQ	0h	N/A	0h	1h	N/A	0h	1h	4 ch LVDS	
				N/A	N/A	0h	N/A	N/A	0h	2 ch LVDS	
92h	[7:0]	INCKSEL0	20h			20	Oh				
93h	[7:0]	INCKSEL1	00h	INCK = 37	INCK = 37.125 MHz: 00h						
3311	[7.0]	INCROLL	0011	INCK = 74							
95h	[7:0]	INCKSEL2	00h	INCK = 37	.125 MHz: 0						
3011	[7.0]			INCK = 74.25 MHz: 04h							
A0h	[7:0]	GTWAIT	A4h			A	4h				
A5h	[7:0]	GSDLY	08h			30	3h				



Pixel Array Image Drawing in UXGA Mode




Drive Timing Chart for Serial Output in UXGA Mode




1080p-Full HD mode

Register List of 1080p-Full HD mode

						Setting	yalue				
Address	bit	Register name	Initial		AD = 10 bit			AD = 12 bit		Remarks	
Address	Dit	Register flattle	Value	120	60	30	120	60	30	Remarks	
				[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]		
Chip ID = 0	Chip ID = 02h										
			0h							8 ch LVDS	
05h	[7:4]	STBLVDS	0h	N/A	1	h	N/A	1	h	4 ch LVDS	
				N/A	N/A	2h	N/A	N/A	2h	2 ch LVDS	
14h	[0]	ADBIT	1		0			1		0: 10 bit 1: 12 bit	
15h	[3:0]	MODE	0h			4	h			1080p-Full HD mode	
17h	[7:0]	VMAX	4E6h			46	5h			1125 line	
18h	[3:0]	VIVIAX	4⊏011			40	511			1125 line	
1Ah	[7:0]	HMAX	1CEh	226h	44Ch	898h	226h	44Ch	898h		
1Bh	[7:0]	ПІЛІАХ		22011	44CII	09011	22011	44CII	09011		
	[0]	ODBIT	1	0 1						0: 10 bit 1: 12 bit	
1Ch						1	h			8 ch LVDS	
ICII	[6:4]	OPORTSEL	1h	N/A	3	h	N/A	3	h	4 ch LVDS	
				N/A	N/A	4h	N/A	N/A	4h	2 ch LVDS	
1Fh	[7:0]	CKSEL	00h			01	1h				
				0h	1h	2h	0h	1h	2h	8 ch LVDS	
21h	[1:0]	FREQ	0h	N/A	0h	1h	N/A	0h	1h	4 ch LVDS	
				N/A	N/A	0h	N/A	N/A	0h	2 ch LVDS	
92h	[7:0]	INCKSEL0	20h			18	3h				
93h	[7:0]	INCKSEL1	00h	INCK = 37	.125 MHz: 0						
9311	[7:0]	INCROELI	UUII	INCK = 74	.25 MHz: 0						
95h	[7:0]	INCKSEL2	00h	INCK = 37	.125 MHz: 0						
9511	[7.0]	INCROELZ	UUII	INCK = 74.25 MHz: 04h							
A0h	[7:0]	GTWAIT	A4h								
A5h	[7:0]	GSDLY	08h			04	1h				



Pixel Array Image Drawing in 1080p-Full HD Mode



Drive Timing Chart for Serial Output in 1080p-Full HD Mode

ROI mode

This Sensor has ROI function that signals are cut out and read out in multi arbitrary positions.

Cropping position can set maximum 16 areas that specified by horizontal 4 points and vertical 4 points, regarding effective pixel start position as origin (0, 0) in all pixel scan mode. Cropping is available from WUXGA mode and horizontal period are fixed to the value for this mode.

These cropped areas by horizontal cropping setting (ROI (1, y) to ROI (4, y)) are output with left justified and that extends the horizontal blanking period. In vertical cropping area (ROI (x, 1) to ROI (x, 4)), the number of image data is also output from cropping start line and the frame rate can be adjusted by changing the number of input XVS lines in slave mode or changing register VMAX in master mode.

One invalid frame is generated when the ROI area changing size or cropping address.

ROI image is shown in the figure below.





Image Drawing of Designated Areas in ROI Mode



Details of Image Drawing



Register List of ROI mode

							g value			
Address	bit	Register name	Initial		AD = 10 bit			AD = 12 bit		Remarks
Audiess	2.1	r togreter manne	Value	*1	*2	*3	*4	*5	*6	
				[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	[frame/s]	
Chip ID = 0	2h		T	•						
						0	h			8 ch LVDS
05h	[7:4]	STBLVDS	0h	N/A	1	h	N/A	1	h	4 ch LVDS
				N/A	N/A	2h	N/A	N/A	2h	2 ch LVDS
14h	[0]	ADBIT	1		0			1		0: 10 bit 1: 12 bit
15h	[3:0]	MODE	0h			0	h			WUXGA mode
17h	[7:0]	\(\alpha\)\(\alpha\)\(\alpha\)	4501	*4	*0	*0	+4	+5	+0	
18h	[3:0]	VMAX	4E6h	*1	*2	*3	*4	*5	*6	
1Ah	[7:0]		105	4001	0001	5401	1051	2001	7001	
1Bh	[7:0]	HMAX	1CEh	168h	2D0h	5A0h	1CEh	39Ch	738h	
	[0]	ODBIT	1	0 1						0: 10 bit 1: 12 bit
				1h						8 ch LVDS
1Ch	[6:4]	OPORTSEL	1h	N/A	3	Bh	N/A	3	h	4 ch LVDS
				N/A	N/A	4h	N/A	N/A	4h	2 ch LVDS
1Fh	[7:0]	CKSEL	00h		•	00)h	•	•	
				0h	1h	2h	0h	1h	2h	8 ch LVDS
21h	[1:0]	FREQ	0h	N/A	0h	1h	N/A	0h	1h	4 ch LVDS
				N/A	N/A	0h	N/A	N/A	0h	2 ch LVDS
92h	[7:0]	INCKSEL0	20h			20)h			
93h	[7:0]	INCKSEL1	00h	INCK = 37.125 MHz: 00h INCK = 74.25 MHz: 04h						
95h	[7:0]	INCKSEL2	00h	INCK = 37.125 MHz: 00h INCK = 74.25 MHz: 04h						
A0h	[7:0]	GTWAIT	A4h							
A5h	[7:0]	GSDLY	08h			08	3h			



				Setting value						
Address	bit	Register name	Initial Value	AD = 10 bit						
			value	[frame/s] [frame/s] [frame/s] [frame/s] [frame/s]						
Chip ID = 0	3h									
	[0]	ROIH1ON	0	The horizontal setting of ROI area (1, y) (y = 1 to 4) 0: Disable 1: Enable						
00h	[1]	ROIV10N	0	The vertical setting of ROI area (x, 1) (x = 1 to 4) 0: Disable 1: Enable						
01h	[7:0]	ROIPH1	000h	Designation of horizontal cropping position on area (1, y) (y = 1 to 4)						
02h	[2:0]	KOIPHI	00011	(., y, y, (., ., ., ., ., ., ., ., ., ., ., ., ., .						
03h	[7:0]	ROIPV1	000h	Designation of vertical cropping position on area $(x, 1)$ $(x = 1 \text{ to } 4)$						
04h	[2:0]	TOIL VI	00011							
05h	[7:0]	ROIWH1	000h	Designation of horizontal cropping size on area (1, y) (y = 1 to 4)						
06h	[2:0]			(1)						
07h	[7:0]	ROIWV1	000h	Designation of vertical cropping size on area (x, 1) (x = 1 to 4)						
08h	[2:0]			The horizontal setting of ROI area (2, y) (y = 1 to 4)						
	[0]	ROIH2ON	0	0: Disable 1: Enable						
09h	[1]	ROIV2ON	0	The vertical setting of ROI area (x, 2) (x = 1 to 4) 0: Disable 1: Enable						
0Ah	[7:0]	ROIPH2	000h	Designation of horizontal cropping position on area (2, y) (y = 1 to 4)						
0Bh	[2:0]	ROIPHZ	UUUII	Designation of nonzonial cropping position on area (2, y) (y = 1 to 4)						
0Ch	[7:0]	ROIPV2	000h	Designation of vertical cropping position on area (x, 2) (x = 1 to 4)						
0Dh	[2:0]	KOIF VZ	00011	G						
0Eh	[7:0]	ROIWH2	000h	Designation of horizontal cropping size on area (2, y) (y = 1 to 4)						
0Fh	[2:0]									
10h	[7:0]	ROIWV2	000h	Designation of vertical cropping size on area (x, 2) (x = 1 to 4)						
11h	[2:0]			The horizontal setting of ROI area (3, y) (y = 1 to 4)						
12h	[0]	ROIH3ON	0	0: Disable 1: Enable						
1211	[1]	ROIV3ON	0	The vertical setting of ROI area (x, 3) (x = 1 to 4) 0: Disable 1: Enable						
13h	[7:0]	ROIPH3	000h	Designation of horizontal cropping position on area (3, y) (y = 1 to 4)						
14h	[2:0]									
15h	[7:0] [2:0]	ROIPV3	000h	Designation of vertical cropping position on area $(x, 3)$ $(x = 1 \text{ to } 4)$						
16h 17h	[7:0]									
18h	[2:0]	ROIWH3	000h	Designation of horizontal cropping size on area (3, y) (y = 1 to 4)						
19h	[7:0]	DONAN (C	2000	Designation of vertical eventing size on area (v. 2) /v = 4 to 4)						
1Ah	[2:0]	ROIWV3	000h	Designation of vertical cropping size on area (x, 3) (x = 1 to 4)						
	[0]	ROIH4ON	0	The horizontal setting of ROI area (4, y) (y = 1 to 4) 0: Disable 1: Enable						
1Bh	[1]	ROIV4ON	0	The vertical setting of ROI area (x, 4) (x = 1 to 4) 0: Disable 1: Enable						
1Ch	[7:0]	ROIPH4	000h	h Designation of horizontal cropping position on area (4, y) (y = 1 to 4)						
1Dh	[2:0]	1.011 114	00011	2						
1Eh	[7:0]	ROIPV4	000h	Designation of vertical cropping position on area (x, 4) (x = 1 to 4)						
1Fh	[2:0]									
20h	[7:0]	ROIWH4	000h	Designation of horizontal cropping size on area (4, y) (y = 1 to 4)						
21h	[2:0] [7:0]									
22h 23h	[2:0]	ROIWV4	000h	Designation of vertical cropping size on area (x, 4) (x = 1 to 4)						
2011	[0]	1	1							



Restrictions on ROI mode

The register settings should satisfy following conditions:

* Do not designate area like be overlap.

ROIPH1 + ROIWH1 < ROIPH2

ROIPH2 + ROIWH2 < ROIPH3

ROIPH3 + ROIWH3 < ROIPH4

ROIPH4 + ROIWH4 < 1936d

ROIPV1 + ROIWV1 < ROIPV2

ROIPV2 + ROIWV2 < ROIPV3

ROIPV3 + ROIWV3 < ROIPV4

ROIPV4 + ROIWV4 < 1216d

Frame rate on ROI mode

Frame rate [frame/s] = 1 / (("Number of lines per frame" or VMAX) × (1 H period))

- * Number of lines per frame or VMAX = ROIWV1 + ROIWV2 + ROIWV3 + ROIWV4 + 37
- * 1 period: Change according to the data rate settings and the number of LVDS channels. Calculate by number of INCK in 1 H and the period of INCK.

The example of ROI setting is shown below.


ROIWV1 + ROIWV2 + ROIWV3 + ROIWV4 = 600

ROIWV1 + ROIWV2 + ROIWV3 + ROIWV4 = 2 (minimum value)

Frame rate List of each setting

Register settings	1 H period	Frame rate [frame/s]					
No. in register list	[µs]	Total number of ROI: 600 [line]	Total number of ROI: 2 [line]				
*1	4.849	323.8	5288.5				
*2	9.697	161.9	2644.2				
*3	19.394	80.9	1322.1				
*4	6.222	252.3	4120.9				
*5	12.444	126.1	2060.4				
*6	24.889	63.1	1030.2				

^{*} Set the horizontal and vertical setting in even number



Drive Timing Chart for Serial Output in ROI Mode

Description of Various Function

Standby mode


This sensor stops its operation and goes into standby mode which reduces the power consumption by writing "1" to the standby control register STANDBY. Standby mode is also established after power-on or other system reset operation.

Register List of Standby setting

5	Re	gister details		Initial value	Cotting value	Remarks	
Register	Chip ID	Address	bit	Initial value	Setting value	remarks	
STANDBY	02h	00h	[0]	1h	1h: Standby 0h: Operating	Register communication is executed even in standby mode.	

The serial communication registers hold the previous values. However, the address registers transmitted in standby mode are overwritten. The serial communication block operates even in standby mode, so standby mode can be canceled by setting the STANDBY register to "0". Some time is required for sensor internal circuit stabilization after standby mode is canceled. For details on the sequence of setting and cancel of standby mode, see the sensor setting flow after power on.

After standby mode is canceled, a normal image is output from the TBD frames after internal regulator stabilization (TBD ms or more).



Sequence from Standby Cancel to Stable Image Output



Slave Mode and Master Mode

The sensor can be switched between slave mode and master mode.

The switching is made by the XMASTER pin. Establish the XMASTER pin status before canceling the system reset. (Do not switch this pin status during operation.)

Input a vertical sync signal to XVS and input a horizontal sync signal to XHS when a sensor is in slave mode.

For sync signal interval, input data lines to output for vertical sync signal and 1H period designated in each operating mode for horizontal sync signal. See the section of "Readout Drive mode" for the number of output data line and 1H period.

Set the XMSTA register to "0" in order to start the operation after setting to master mode. In addition, set the count number of sync signal in vertical direction by the VMAX [11:0] register and the clock number in horizontal direction by the HMAX [15:0] register. See the description of operation mode for details of the section of "Readout Drive Modes".


Pin Processing

Pin name	Pin processing	Operation mode	Remarks	
VMACTED sin	Low fixed	Master mode	High: OV _{DD}	
XMASTER pin	High fixed	Slave mode	Low: GND	

Register List of Slave Mode and Master Mode

Desistes	Reg	ister details		Initial	Catting value	Remarks
Register	Chip ID	Address	Bit	value	Setting value	Remarks
XMSTA		12h	[0]	1h	1h: Master operation ready (Initial value) 0h: Master operation start	The master operation starts by setting 0.
		17h	[7:0]			Line number per frame
VMAX [11:0]		18h	[3:0]	4E6h	See the item of each drive mode	designated (Master mode and Slave mode common setting.)
		1Ah	[7:0]			Clock number per line
HMAX [15:0]	02h	1Bh	[7:0]	01CEh	See the item of each drive mode	designated (Master mode and Slave mode common setting.)
XVSOUTSEL [1:0]		٥٢٨	[1:0]	0h	0h: High level output 2h: VSYNC output Other: Setting prohibited	Set to 2h in master mode Set to 0h in slave mode
XHSOUTSEL [1:0]		2Eh	[3:2]	0h	0h: High level output 2h: HSYNC output Other: Setting prohibited	Set to 2h in master mode Set to 0h in slave mode

XVS / XHS Output Waveform in Master Mode



Gain Adjustment Function


PGC

The Programmable Gain Control (PGC) of this device consists of the analog block and digital block. The total of analog gain and digital gain can be set up to 48 dB by the GAIN [8:0] register setting. The value which is ten times the gain is set to register.

Example)

When set to 6 dB:

 $6 \times 10 = 60d$, GAIN = 03Ch



Register List of Gain setting

Register	Re	gister details		Initial	Setting value	Remarks	
Register	Chip ID	Address	bit	value	Setting range		
C A IN 19-01	04h	04h	[7:0]	000h	000h to 1E0h	Setting value:	
GAIN [8:0]	0411	05h	[0]	00011	(0d to 480d)	Gain [dB] × 10	

SONY

IMX174LLJ-C

Black Level Adjustment Function

The black level offset (offset variable range: 000h to 1FFh) can be added relative to the data in which the digital gain modulation was performed by the BLKLEVEL register. When the BLKLEVEL [8:0] setting is increased by 1 LSB, the black level is increased by 1 LSB.

* Use with values shown below is recommended.

10 bit output: 03Ch (60 d) 12 bit output: 0F0h (240 d)

Register List of Black level adjustment

Degister	Re	gister details		Initial	Cotting value	
Register	Chip ID	Address	bit	value	Setting value	
BLKLEVEL	EVEL 04h		[7:0]	0F0h	000h to 1FFh	
DLKLEVEL	0411	59h	[0]	UFUII		


SONY IMX174LLJ-C


Horizontal / Vertical Normal Operation and Inverted Operation

The sensor readout direction (normal / inverted) in vertical direction can be switched by the VREVERSE register setting and sensor readout direction (normal / inverted) in horizontal direction can be switched by the HREVERSE register setting. See the section of "Readout Drive Modes" for the order of readout lines in normal and inverted modes.


Register List of Readout Drive Direction setting


Register	Re	Register details		Initial	Sotting value
Register	Chip ID Address bit value		Setting value		
VREVERSE	026	16h	[0]	0h	0h: Normal (Initial value) 1h: Inverted
HREVERSE	0211	02h 16h -		0h	0h: Normal (Initial value) 1h: Inverted





Normal and Inverted Drive Outline in Vertical Direction (TOP VIEW)





Normal and Inverted Drive Outline in Horizontal Direction (TOP VIEW)

Shutter and Integration Time Settings

This sensor has a global shutter function that integrates to the all line collectively by using memory in each pixel. This sensor has a variable electronic shutter function that can control the integration time in line units for adjust the exposure time. This sensor transferred signal to memory in pixel after the exposure (memory transfer), then this sensor performs output in which readout operation is performed sequentially for each line in sync with the XHS signal. This sensor has trigger mode that can be controlled exposure start timing and memory transfer timing by trigger.

Note) For integration time control, an image which reflects the setting is output from the frame after the setting changes.

In this item, the shutter operation and storage time are shown as in the figure below with the time sequence on the horizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout operation are noted in line units.




Image Drawing of Global Shutter (Normal mode) Operation




Image Drawing of Global Shutter (Trigger mode) Operation

Global Shutter (Normal Mode) Operation

The integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the integration time is controlled by the SHS [11:0] register. For setting value of SHS [11:0], see the table "List of Exposure Setting". When the sensor is operating in slave mode, the number of lines per frame is determined by the XVS interval (number of lines), using the input XHS interval as the line unit. When the sensor is operating in master mode, the number of lines per frame is determined by the VMAX [11:0] register. The number of lines per frame differs according to the operating mode.

Calculation Formula of Exposure Time

Exposire time [s] = (1 H period) × (Number of lines per frame - SHS) + 13.73 [μ s]^{*1}: Exposure time error (t_{OFFSET})

Register List of Shutter setting

Desirite	Reg	ister detail:	S	Initial	Setting value	
Register	Chip ID	Address	bit	value	County value	
\/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		17h	[7:0]	4E6h	Set the number of lines per frame (only in master mode)	
VMAX [11:0]	02h	18h	[3:0]	4⊏011	Set the number of lines per frame (only in master mode)	
0110 144 01	0211	9Ah	[7:0]	000h	Sets the shutter sweep time.	
SHS [11:0]		9Bh		UUUII	memory wait time to (Number of lines per frame - 1)	

List of Exposure Setting

		Number of	SHS	SHS _		8 ch LVDS / Maximum frame rate				
Drive mode	memory wait time	lines per frame [DEC]	lines per Setting Exposure Setting value	Frame rate [frame/s]		Actually exposure [ms]				
	[H]		[DEC]	[H]	10 bit	12 bit	10 bit	12 bit		
WUXGA	10	1254	1253	1	164.5	128.2	0.019	0.020		
UXGA	10		10	1244	104.5	120.2	6.045	7.754		
	0	1125	1124	1	120		0.0	21		
1080p-Full HD	1080p-Full HD 6		6 1119 120		J	8.303				
501	ROI 10		V _{TR} -1	1	*2		0.019	0.020		
ROI	10	$V_{TR}^{^{*1}}$	10	V _{TR} -10	1		*3	3		

 $^{^{\}star 1}$ V_{TR} = ROIWV1 + ROIWV2 + ROIWV3 + ROIWV4 + 37

^{*3} Conform to the calculation formura of exposure time. (Number of lines per frame = V_{TR})




Image Drawing of Global Shutter (Normal Mode)

^{*2} For the frame rate, see the section "ROI mode" in "Readout Drive Mode".



Global Shutter (Tigger Mode) Operation

The integration time can be controlled by varying the pulse width that is input to XTRIG pin. The pulse width designated in XHS unit [H]. For the transition from normal mode to trigger mode, set 1 to the register TRIGEN. The XVS input signal is ignored during trigger mode operating. In case of inputting trigger continuously, there are period which prohibit the trigger rise input (t_{TGPD}) and fall input (t_{GES}) based on the previous trigger rise. When the trigger rise is input before the rise input prohibited period (t_{TGPD}), the frame currently being input becomes invalid and storage starts over again. (Interrupt operation)

This fuction is slave mode only. The number of lines per frame differs according to the operating mode.

Calculation Formula of Exposure Time

Exposure time [s] = (XTRIG low level pulse width) + 13.73 [µs]^{*1}: Exposure time error (t_{OFFSET})

Register List of shutter setting

Destruction	Reg	gister details		Initial	Setting value
Register	Chip ID	Address	bit	value	Octaing value
TRIGEN	02h	13h	[0]	0h	0h: Global shutter (normal mode) 1h: Global shutter (trigger mode)

Parameter List of Global Shutter (Trigger Mode)

Item	Symbol	Min.	Тур.	Max.	Unit
Integration start delay	t _{TGST}	2	_	3	Н
Integration end delay	t _{TGED}	2 + t _{OFFSET}	_	3 + t _{OFFSET}	Н
Integration time	t _{TGSE}	1	_	_	Н
Next trigger fall prohibited period	t _{TGES}	1	_		Н
Next trigger rise prohibited period (WUXGA / UXGA)		1254	_	_	
Next trigger rise prohibited period (1080p Full-HD)	t _{TGPD}	1125	_	_	Н
Next trigger rise prohibited period (ROI)		V _{TR} *1	_	_	
Data output delay (WUXGA / UXGA / ROI)	+	_	25	_	Н
Data output delay (1080p-Full HD)	t _{TGDLY}	_	17	_	

^{*1} V_{TR} = ROIWV1 + ROIWV2 + ROIWV3 + ROIWV4 + 37




Image Drawing of Global Shutter (Trigger Mode)

Interrupt Operation

The image drawing when the interrupt operation is generated is shown below. When the trigger is raised again and the next frame is output during read of the frame for which read was started by a trigger rise (Frame1 in the figure below), Frame1 becomes an invalid frame. Trigger timing of interrupt generating corresponds to t_{TGPD} in Parameter List of Global Shutter (Trigger Mode)




Image Drawing of Interrupt Operation in Global Shutter (Trigger Mode)

Mode Transitions of Global Shutter Operation

The sensor can be switched between normal mode and trigger mode in global shutter operation by setting the register TRIGEN. The sensor will transition to normal mode or trigger mode 20H after the register TRIGEN is set. (The XVS and XTRIG input during transition are prohibited.)

Transition from Normal Mode to Trigger Mode

The sensor will transition from normal mode to trigger mode after setting 1d to register TRIGEN. The XVS input is ignored after transition to trigger mode. Trigger input is prohibited for a 20H period after the register TRIGEN is set. When TRIGEN is set during data read, read operation is stopped and that frame becomes an invalid frame.

* The communication is available till 9 H period only when sensor transition to the Trigger mode.




Image Drawing of Transition from Normal Mode to Trigger Mode

Transition from Trigger Mode to Normal Mode

The sensor will transition from trigger mode to normal mode after setting 0d to register TRIGEN. Start XVS input after transition to normal mode. Set TRIGEN after Next trigger rise prohibited period (t_{TGPD}) has passed. When TRIGEN is set before t_{TGPD} , read operation is stopped and that frame becomes an invalid frame.




Image Drawing of Transition from Normal Mode to Trigger Mode

Pulse Output Function

This sensor has a pulse output function that indicates each state of shutter operation. The pulse output from TOUT1 pin and TOUT2 pin. The rise timing and fall timing of pulse are set by Register. For the reference point (The timing when register value set to 0) to be set, see the table "List of Reference point". The pulse is output asynchronously with other signals on the basis of the sensor internal timing shown in the "List of Reference point".

Register List of Pulse Output Function

	Re	egister details		Initial	Setting value
Register	Chip ID	Address	bit	value	Setting value
TOUT1SEL [1:0]		O.F.I.	[1:0]	0h	TOUT1 pin setting 0h: Low fixed 3h: Pulse output
TOUT2SEL [1:0]		2Fh	[3:2]	0h	TOUT2 pin setting 0h: Low fixed 3h: Pulse output
TRIG_TOUT1_SEL [2:0]		226	[2:0]	0h	TOUT1 pin output selection 0h: Low fixed 1h: Pulse1 output
TRIG_TOUT2_SEL [2:0]		32h	[6:4]	0h	TOUT2 pin output selection 0h: Low fixed 2h: Pulse2 output
PULSE1_EN_NOR			[0]	0	Pulse1 enable in normal mode 0: disable 1: eneble
PULSE1_EN_TRIG		76h		0	Pulse1 enable in trigger mode 0: disable 1: enable
PULSE1_POL	02h		[2]	0	Pulse1 polarity selection 0: High active 1: Low active
	UZN	77h	[7:0]	0000h	Pulse1 active period start timing setting
PULSE1_UP [15:0]		78h	[7:0]	000011	Designated in line units from reference point
		7Ah	[7:0]	0000h	Pulse1 active period end timing setting
PULSE1_DN [15:0]		7Bh	[7:0]	000011	Designated in line units from reference point
PULSE2_EN_NOR			[0]	0	Pulse2 enable in normal mode 0: disable 1: eneble
PULSE2_EN_TRIG		7Eh	[1]	0	Pulse2 enable in trigger mode 0: disable 1: enable
PULSE2_POL			[2]	0	Pulse2 polarity selection 0: High active 1: Low active
		7Fh	[7:0]	0000h	Pulse2 active period start timing setting
PULSE2_UP [15:0]		80h	[7:0]	000011	Designated in line units from reference point
		82h	[7:0]	0000h	Pulse2 active period end timing setting
PULSE2_DN [15:0]		83h	[7:0]	000011	Designated in line units from reference point

List of Reference Point

	Normal mode	Trigger mode		
Reference point of Pulse1	V(0 f 1	Exposure start (shutter) timing		
Reference point of Pulse2	XVS fall edge	Memory transfer timing		




Image Drawing of Pulse Output Function in Global Shutter (Normal Mode)




Image Drawing of Pulse Output Function in Global Shutter (Trigger Mode)

Signal Output

Output Pin Settings

This sensor supports Low voltage LVDS serial (2 ch / 4 ch / 8 ch switching) DDR output. In addition, the data rate per channel is adjustable. The table below shows the output format settings.

Register List of Output Settings

	Re	gister details	etails I		Setting value
Register	Chip ID	Address	bit	value	Setting value
STBLVDS		05h	[7:4]	0h	The un-using LVDS channel go into standby
OPORTSEL [2:0]	02h	1Ch	[6:4]	1h	Number of output channel setting (Refer the list of output setting below)
FREQ [1:0]		21h	[1:0]	0h	Frame rate adjust (Refer the list of output setting below)

List of Output Setting

		Register setting		Number of	Data rate	Total data rate	
Drive mode	STBLVDS	OPORTSEL FREQ		LVDS channel	per channel [Mbps/ch]	[Gbps]	
			0h		594	4.752	
	0h	1h	1h	8 ch	297	2.376	
WUXGA			2h		148.5	1.188	
UXGA ROI	41	01	0h		594	2.376	
KOI	1h	3h	1h	4 ch	297	1.188	
	2h	4h	0h	2 ch	594	1.188	
			0h		445.5	3.564	
	0h	1h	1h	8 ch	222.75	1.782	
			2h		111.375	0.891	
1080p-Full HD	41-	O.L.	0h	4 -1-	445.5	1.782	
	1h	3h	1h	4 ch	222.75	0.891	
	2h	4h	0h	2 ch	445.5	0.891	

Each output pin is shown in the table below when setting low-voltage LVDS serial 2 ch / 4 ch / 8 ch output. In 2 ch and 4 ch output, set the un-using channels to standby.

Output Pins for Low Voltage LVDS Serial

	Low v	oltage LVDS serial DDR	output
Output pins	2 ch	4 ch	8 ch
DLOPA / DLOMA	Hi-Z	Hi-Z	Ch 7
DLOPB / DLOMB	Hi-Z	Hi-Z	Ch 5
DLOPC / DLOMC	Hi-Z	Ch 3	Ch 3
DLOPD / DLOMD	Ch 1	Ch 1	Ch 1
DLOPE / DLOME	Ch 2	Ch 2	Ch 2
DLOPF / DLOMF	Hi-Z	Ch 4	Ch 4
DLOPG / DLOMG	Hi-Z	Hi-Z	Ch 6
DLOPH / DLOMH	Hi-Z	Hi-Z	Ch 8




Low-voltage LVDS serial 2 ch / 4 ch / 8 ch output format is shown in the figure below.

When setting 2 ch, after four data of SAV is output in the order of CH1 and CH2 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1 and CH2 respectively.

When setting 4 ch, after four data of SAV is output in the order of CH1, CH2, CH3 and CH4 pixel data is repeatedly output in the same order and then four data of EAV is output in the same order to CH1, CH2, CH3 and CH4 respectively.

When setting 8 ch, output in a format similar to the 2 ch and 4 ch output as shown below.

Data is sent MSB first. For details, see drive timing in each mode in the section of "Readout Drive Mode".




Output Format of Low voltage LVDS Serial 2 ch / 4 ch / 8 ch

Output Pin Bit Width Selection


The output pin width can be selected from 10-bit or 12-bit output using register ADBIT, ODBIT. Sync code is output according to bit width setting of these register.

Register List of Bit Width Selection

5	Reg	gister details	Initial		Cotting value	Remarks	
Register	Chip ID	Address	bit	value	Setting value	Remarks	
		4.45	101	415	0h: 10 bit		
ADBIT	004	14h	[0]	1h	1h: 12 bit	Set same value to both	
	02h	4.0k	F01	41-	0h: 10 bit	ADBIT and ODBIT	
ODBIT		1Ch	[0]	1h	1h: 12 bit		



Example of Data format in low-voltage LVDS serial 10-bit output



Example of Data format in low-voltage LVDS serial 12-bit output

Output Signal Range

The sensor output has either a 10-bit or 12-bit gradation, but output is not performed over the full range, and the maximum output value is the "3FFh - 1" (10-bit output) and the "FFFh - 1" (12-bit output). The minimum value is 001h. The output range for each output gradation is shown in the table below. The maximum level and the minimum level are output only in the sync code. See the item of "Sync Codes" in the section of "Operating Modes" for the sync codes.

Output Gradation and Output Range

	Output value				
Output gradation	Min.	Max.			
10 bit	001h	3FEh			
12 bit	001h	FFEh			

SONY


IMX174LLJ-C

Register Hold Setting

Register setting can be transmitted with divided to several frames and it can be reflected globally at a certain frame by the register REGHOLD. Setting REGHOLD = 1 at the start of register communication period prevents the registers that are set thereafter from reflecting at the frame reflection timing. The registers that are set when setting REGHOLD = 1 are reflected globally by setting REGHOLD = 0 at the end of communication period of the desired frame to reflect the register.

Register List of Register Hold

D	Register details			Initial	Setting value
Register	Chip ID	Address	bit	value	Octung value
REGHOLD	02h	0Ch	[0]	1h	0h: Invalid 1h: Valid (Register hold)



Register Hold Setting

SONY

IMX174LLJ-C

Mode Transition

The Mode transition between operations is shown below. These examples shown in case that setting is completed within one communication timing.

List of Mode Transition

Transition			State	
ROI	\rightarrow	WUXGA		
	\rightarrow	UXGA	Via the Standby state	
WUXGA	\rightarrow	ROI	is unnecessary	
UXGA	\rightarrow	ROI		
- Transition between modes other than the above - Change the input frequency of INCK - Change the data rate (change the register FREQ) - Change the number of output channels (change the register OPORTSEL) - Change the bit width (change the register ADBIT, ODBIT)			Via the standby state is necessary	


When changing input INCK frequency, care should be taken not to be input pulses whose width are shorter than the High / Low level width in front and behind of the INCK pulse at the frequency change. If the pulses above generate at the frequency change, change INCK frequency during system reset in the state of XCLR = Low, and then perform system clear in the state of XCLR = High following the item of "Power on sequence" in the section of "Power on / off sequence". Execute initial setting again because the register settings become default state after system clear.

Power-on and Power-off Sequence

Power-on sequence

Follow the sequence below to turn On the power supplies.


- 1. Turn On the power supplies so that the power supplies rise in order of 1.2 V power supply (DVDD) → 1.8 V power supply (OVDD) → 3.3 V power supply (AVDD). In addition, all power supplies should finish rising within 200 ms.
- 2. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.)
 In addition, hold XCE to High level during this period. Rise XCE after 1.8 V power supply (OVDD), so hold XCE at High level until INCK is input.
- 3. Start the input of INCK after turning the level of XCLR into the high.
- 4. Make the sensor setting by register communication after the system clear. A period of 0 μs or more should be provided after setting XCLR High before inputting the communication enable signal XCE.



Power-on Sequence

Power-off Sequence

Turn Off the power supplies so that the power supplies fall in order of 3.3 V power supply (AVDD) \rightarrow 1.8 V power supply (OVDD) \rightarrow 1.2 V power supply (DVDD). In addition, all power supplies should finish falling within 200 ms. Set each digital input pin (INCK, XCE, SCK, SDI, XCLR, XMASTER, XTRIG, XVS, XHS) to 0 V or high impedance before the 1.8 V power supply (OVDD) falls.




Power-off Sequence

Sensor Setting Flow

Setting Flow in Sensor Slave Mode

The figure below shows operating flow in sensor slave mode.

For details of "Power on" to "System clear", see the item of "Power on sequence" in this section. For details of "Standby cancel" to "Wait for image stabilization", see the item of "Standby mode". "Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation".




Sensor Setting Flow (Sensor Slave Mode)

SONY

Sensor Flow in Sensor Master Mode

The figure below shows operating flow in sensor master mode.

For details of "Power on" to "System clear", see the item of "Power on sequence" in this section. For details of "Standby cancel" to "Wait for image stabilization", see the item of "Standby mode". In master mode, "Master mode start" by setting the master mode start register XMSTA to "0" after "Wait for internal regulator stabilization". "Standby setting (power save mode) can be made by setting the STANDBY register to "1" during "Operation". This time, set "master mode stop" by setting XMSTA to "1".




Sensor Setting Flow (Sensor Master Mode)

SONY

IMX174LLJ-C

Peripheral Circuit


Power Pins



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.

SONY IMX174LLJ-C

I/O signal pins



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party and other right due to same.

Isometric wiring of differential signal

Spot Pixel Specifications


(Tj = 60 °C)

			Maximun	n distorted pixels	Measurement		
Type of distortion	Le	vel	0 to II'	Effective OB	Ineffective OB	method	Remarks
Black and white pixels at high light	TBD % ≤ [D	TBD	No evaluation	n criteria applied	1	
White pixels in the dark	TBD mV ≤ I	D	TBD		No evaluation criteria applied	2	1/30 s storage
Black pixels at signal saturated]	D ≤ TBD mV	0	No evaluation	n criteria applied	3	

Note) 1. Zone is specified based on all-pixel drive mode

- 2. D...Spot pixel level
- 3. See the Spot Pixel Pattern Specifications for the specifications in which pixel and black pixel are close.

Sport Pixel Zone Definition



Notice on White Pixels Specifications

After delivery inspection of CMOS image sensors, cosmic radiation may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".) Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards. Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after if you have incorporated such CMOS image sensors into other products. Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products. (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

[For Your Reference] The Annual Number of White Pixels Occurrence

The chart below shows the predictable data on the annual number of White Pixels occurrence in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against the annual White Pixels, such as adoption of automatic compensation systems appropriate for each annual number of White Pixels occurrence.

The data in the chart is based on records of past field tests, and signifies estimated number of White Pixels calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

Example of Annual Number of Occurrence

White Pixel Level (in case of storage time = 1/30 s) (Tj = 60 °C)	Annual number of occurrence
5.6 mV or higher	TBD pcs
10.0 mV or higher	TBD pcs
24.0 mV or higher	TBD pcs
50.0 mV or higher	TBD pcs
72.0 mV or higher	TBD pcs

- Note 1) The above data indicates the number of White Pixels occurrence when a CMOS image sensor is left for a year.
- Note 2) The annual number of White Pixels occurrence fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the number of White Pixels occurrence.

For Your Reference:

The annual number of White Pixels occurrence at an altitude of 3,000 meters is from 5 to 10 times more than that at an altitude of 0 meters because of the density of the cosmic rays. In addition, in high latitude geographical areas such as London and New York, the density of cosmic rays increases due to a difference in the geomagnetic density, so the annual number of White Pixels occurrence in such areas approximately doubles when compared with that in Tokyo.


Measurement Method for Spot Pixels

After setting to standard imaging condition II, and the device driver should be set to meet bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

1. Black or white pixels at high light

After adjusting the luminous intensity so that the average value V of the Gr signal outputs is TBD mV, measure the local dip point (black pixel at high light, V_B) and peak point (white pixel at high light, V_K) in the signal output V, and substitute the value into the following formula.

Spot pixel level D = ((V_B or V_K) / Average value of V) × 100 [%]



Signal output waveform

2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform, using the average value of the dark signal output as a reference.

3. Black pixels at signal saturated

Set the device to operate in saturation and measure the local dip point, using the OB output as a reference.



Signal output waveform

SONY

IMX174LLJ-C

Spot Pixel Pattern Specification

White Pixel, Black Pixel and Bright Pixel are judged from the pattern whether they are allowed or rejected, and counted.

List of White Pixel, Black Pixel and Bright Pixel Pattern

TBD

SONY

IMX174LLJ-C

Marking

TBD

Notes On Handling

1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

3. Installing (attaching)


- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.

4. Recommended reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Temperature profile for reflow soldering

Control item	Profile (at part side surface)
1. Preheating	150 to 180 °C 60 to 120 s
2. Temperature up (down)	+4 °C/s or less (-6 °C/s or less)
3. Reflow temperature	Over 230 °C 10 to 30 s Max. 5 °C/s
4. Peak temperature	Max. 240 ± 5 °C



(2) Reflow conditions

- (a) Make sure the temperature of the upper surface of the seal glass resin adhesive portion of the package does not exceed 245 °C.
- (b) Perform the reflow soldering only one time.
- (c) Finish reflow soldering within 72 h after unsealing the degassed packing. Store the products under the condition of temperature of 30 °C or less and humidity of 70 % RH or less after unsealing the package.
- (d) Perform re-baking only one time under the condition at 125 $^{\circ}\text{C}$ for 24 h.

(3) Others

- (a) Carry out evaluation for the solder joint reliability in your company.
- (b) After the reflow, the paste residue of protective tape may remain around the seal glass. (The paste residue of protective tape should be ignored except remarkable one.)
- (c) Note that X-ray inspection may damage characteristics of the sensor.

5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.

Package Outline (TENTATIVE)

(Unit: mm)

